Circulating current elimination scheme for parallel operation of common dc bus inverters

Abstract In this paper, a circulating current elimination scheme for common dc bus parallel inverter system is proposed. A dead-time elimination sinusoidal pulse width modulation (SPWM) is presented to overcome the circulating current caused by dead-time effects. The circulating current elimination scheme combines dead-time elimination SPWM and double loop control method, which is compose of an outer voltage loop and an inner current loop. Synchronizing the pulse width modulation (PWM) signals of each parallel unit, the instantaneous output PWM voltages of the parallel units can be kept the same, apart from the zero crossing of load current. The proposed scheme is easy to be implemented on the digital control board using digital signal processing (DSP) and field-programmable gate array (FPGA). Experimental results are depicted to demonstrate the validity and features of the proposed circulating current elimination scheme.

[1]  Ivo Barbi,et al.  A Control Strategy for Parallel Operation of Single-Phase Voltage Source Inverters: Analysis, Design and Experimental Results , 2013, IEEE Transactions on Industrial Electronics.

[2]  Fred C. Lee,et al.  Interleaved PWM with discontinuous space-vector modulation , 1999 .

[3]  Tsai-Fu Wu,et al.  3C strategy for inverters in parallel operation achieving an equal current distribution , 2000, IEEE Trans. Ind. Electron..

[4]  C. Attaianese,et al.  THD and Power Losses Optimization by Means of Variable Frequency Space Vector Modulation , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[5]  Tsai-Fu Wu,et al.  Parallel-Inverter System With Failure Isolation and Hot-Swap Features , 2007, IEEE Transactions on Industry Applications.

[6]  Seung-Yub Park,et al.  Compensation of Dead-Time Effects Based on Adaptive Harmonic Filtering in the Vector-Controlled AC Motor Drives , 2007, IEEE Transactions on Industrial Electronics.

[7]  Yong-Kai Lin,et al.  Dead-Time Elimination of PWM-Controlled Inverter/Converter Without Separate Power Sources for Current Polarity Detection Circuit , 2009, IEEE Transactions on Industrial Electronics.

[8]  Sudip K. Mazumder,et al.  A novel discrete control strategy for independent stabilization of parallel three-phase boost converters by combining space-vector modulation with variable-structure control , 2003 .

[9]  Rongxiang Zhao,et al.  Operation method for parallel inverter system with common dc link , 2014 .

[10]  Joachim Holtz,et al.  Multi-inverter UPS system with redundant load sharing control , 1989 .

[11]  T. Kawabata,et al.  Parallel Operation of Voltage Source Inverters , 1986, 1986 Annual Meeting Industry Applications Society.

[12]  J. Nieznanski,et al.  Self-tuning dead-time compensation method for voltage-source inverters , 2005, IEEE Power Electronics Letters.

[13]  Tsai-Fu Wu,et al.  ACSS for paralleled multi-inverter systems with DSP-based robust controls , 2003 .

[14]  Huan Yang,et al.  Study on Ideal Operation Status of Parallel Inverters , 2008, IEEE Transactions on Power Electronics.

[15]  Young-Seok Kim,et al.  A novel dead time minimization algorithm of the PWM inverter , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[16]  Yao Zhang,et al.  Theoretical and Experimental Investigation of Networked Control for Parallel Operation of Inverters , 2012, IEEE Transactions on Industrial Electronics.

[17]  J. Luukko,et al.  Modeling and Analysis of the Dead-Time Effects in Parallel PWM Two-Level Three-Phase Voltage-Source Inverters , 2009, IEEE Transactions on Power Electronics.

[18]  Giuseppe Tomasso,et al.  Predictive compensation of dead time effects in VSI feeding induction motors , 2000, Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129).

[19]  Cursino Brandão Jacobina,et al.  Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies , 2007, IEEE Transactions on Industrial Electronics.

[20]  K. Uezato,et al.  An adaptive dead-time compensation strategy for voltage source inverter fed motor drives , 2005, IEEE Transactions on Power Electronics.

[21]  Ching-Lung Chu,et al.  Combination voltage-controlled and current-controlled PWM inverters for UPS parallel operation , 1995 .

[22]  C. Attaianese,et al.  A novel SVM strategy for VSI dead-time-effect reduction , 2005, IEEE Transactions on Industry Applications.

[23]  Ashwin M. Khambadkone,et al.  Reliability Analysis and Cost Optimization of Parallel-Inverter System , 2012, IEEE Transactions on Industrial Electronics.

[24]  Emilio Figueres,et al.  Robust Model-Following Control of Parallel UPS Single-Phase Inverters , 2007, IEEE Transactions on Industrial Electronics.

[25]  Fang Zheng Peng,et al.  Dead-Time Elimination for Voltage Source Inverters , 2008, IEEE Transactions on Power Electronics.

[26]  Q.M.J. Wu,et al.  An accurate approach of nonlinearity compensation for VSI inverter output voltage , 2004, IEEE Transactions on Power Electronics.

[27]  Dehong Xu,et al.  Modeling, analysis, and implementation of parallel multi-inverter systems with instantaneous average-current-sharing scheme , 2003 .

[28]  Hyun-Soo Kim,et al.  On-line dead-time compensation method using disturbance observer , 2003 .

[29]  Tsung-Po Chen.  Common-Mode Ripple Current Estimator for Parallel Three-Phase Inverters , 2007, 2007 IEEE Power Electronics Specialists Conference.

[30]  Josep M. Guerrero,et al.  Decentralized control for parallel operation of distributed generation inverters using resistive output impedance , 2007, 2005 European Conference on Power Electronics and Applications.

[31]  Josep M. Guerrero,et al.  Wireless-control strategy for parallel operation of distributed generation inverters , 2006, Proceedings of the IEEE International Symposium on Industrial Electronics, 2005. ISIE 2005..

[32]  I. Batarseh,et al.  Maximum Efficiency Point Tracking (MEPT) Method and Digital Dead Time Control Implementation , 2006, IEEE Transactions on Power Electronics.

[33]  C. Q. Lee,et al.  Current distribution control for parallel connected converters. II , 1992 .

[34]  Chih-Hong Lin,et al.  Current limitation control for multi-module parallel operation of UPS inverters , 2004 .

[35]  Bin Chen,et al.  A novel IGBT gate driver to eliminate the dead-time effect , 2005, Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005..

[36]  Bin Chen,et al.  A new generation emitter turn-off (ETO) thyristor to reduce harmonics in the high power PWM voltage source converters , 2004, The 4th International Power Electronics and Motion Control Conference, 2004. IPEMC 2004..

[37]  Yu Zhang,et al.  The restrain of the dead time effects in parallel inverters , 2005, IEEE International Conference on Electric Machines and Drives, 2005..

[38]  T. Funabashi,et al.  Adaptive Dead-Time Compensation Strategy for Permanent Magnet Synchronous Motor Drive , 2007, IEEE Transactions on Energy Conversion.

[39]  Lazhar Ben-Brahim,et al.  On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive , 2004, IEEE Transactions on Industrial Electronics.

[40]  T.-P. Chen,et al.  Circulating zero-sequence current control of parallel three-phase inverters , 2006 .

[41]  Kyu-Min Cho,et al.  A New Switching Strategy for Pulse Width Modulation (PWM) Power Converters , 2007, IEEE Transactions on Industrial Electronics.

[42]  Zhu Ming-lei.  Six half-bridge three-phase SVPWM control technology , 2012 .