Reducing the impact of DFT on the performance of analog integrated circuits: improved sw-op amp design

This paper focuses on the implementation of the 'sw-op amp' concept for analog circuits testing. Some alternative CMOS implementations are presented and compared in terms of influential parameters from a performance and cost point of view. Results show that the impact on the performance, power dissipation, and cost in terms of area and design efforts provoked by the use of sw-opamp structures, can be significantly reduced through efficient design of this cell.

[1]  Diego Vázquez,et al.  Improving the testability of switched-capacitor filters , 1993, J. Electron. Test..

[2]  Chin-Long Wey.  Built-in self-test (BIST) structure for analog circuit fault diagnosis , 1990 .

[3]  G. Schafer,et al.  Block-Oriented Test-Strategy for Analog Circuits , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[4]  Diego Vázquez,et al.  A new strategy for testing analog filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[5]  Mani Soma.  A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.

[6]  Vladimir Kolarik,et al.  A design-for-test technique for switched-capacitor filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[7]  Diego Vázquez,et al.  A solution for the on-line test of analog ladder filters , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[8]  Vladimir Kolarik,et al.  Towards Self-Checking Mixed-Signal Integrated Circuits , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[9]  P. P. Fasang,et al.  Design for testability for mixed analog/digital ASICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[10]  Diego Vázquez,et al.  Practical DfT strategy for fault diagnosis in active analogue filters , 1995 .

[11]  Thomas W. Williams,et al.  Design for testability of mixed signal integrated circuits , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[12]  A. P. Dorey,et al.  Design-for-test structure to facilitate test vector application with low performance loss in non-test mode , 1993 .