Recognizing nonseries-parallel structures in multilevel logic minimization
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Multilevel logic synthesis , 1990, Proc. IEEE.
[2] Robert K. Brayton,et al. Algorithms for Multi-Level Logic Synthesis and Optimization , 1987 .
[3] R. Brayton. Factoring logic functions , 1987 .
[4] R. Duffin. Topology of series-parallel networks , 1965 .
[5] Wen-Zen Shen,et al. Coalgebraic division for multilevel logic synthesis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[6] Chenmin Hu,et al. Switching network logic approach for the design of CMOS VLSI circuits , 1988 .
[7] A.L. Sangiovanni-Vincentelli,et al. Logic minimization for factored forms , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[8] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Giuseppe Caruso. Near optimal factorization of Boolean functions , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Shu-Park Chan,et al. Placement algorithm for the optimal synthesized design of CMOS logic cells , 1991 .