Fault Diagnosis Using Automatic Test Pattern Generation and Test Power Reduction Technique for VLSI Circuits

As the complexity of the digital circuits increases there should be a check on its functionality in a more exhaustive way. So here comes the need for test pattern generation technique to detect the presence of the faults and to obtain the test patterns. The switching activity in digital circuits may overheat the circuit due to which unwanted responses may occur. This may lead to a high power consumption, so it is necessary to reduce the power. The proposed paper includes generation of test patterns and a technique for test power reduction in VLSI. The results have been validated using ISCAS’85 and ISCAS’89 benchmark circuits.

[1]  P. Moorthy,et al.  An efficient test pattern generator for high fault coverage in built-in-self-test applications , 2013, 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT).

[2]  Mahmut T. Kandemir,et al.  Total Power Optimization for Combinational Logic Using Genetic Algorithms , 2010, J. Signal Process. Syst..

[3]  Rolf Drechsler,et al.  On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[5]  Kuen-Jong Lee,et al.  An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults , 2014, 2014 IEEE 23rd Asian Test Symposium.

[6]  Andreas G. Veneris.  Fault diagnosis and logic debugging using Boolean satisfiability , 2003, Proceedings. 4th International Workshop on Microprocessor Test and Verification - Common Challenges and Solutions.

[7]  J. P. Anita,et al.  Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams , 2016, Int. J. High Perform. Syst. Archit..

[8]  Patrick Girard,et al.  Low power testing of VLSI circuits: problems and solutions , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[9]  Ibrahim N. Hajj,et al.  Multiple design error diagnosis and correction in digital VLSI circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Po-Han Wu,et al.  An efficient test-data compaction for low power VLSI testing , 2008, 2008 IEEE International Conference on Electro/Information Technology.

[11]  D. S. Harish Ram,et al.  High level synthesis of data flow graphs using integer linear programming for switching power reduction , 2011, 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies.

[12]  Krishnendu Chakrabarty,et al.  Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.