A selective-input non-binary LDPC decoder architecture

This paper presents a layered selective-input Min-Max decoding algorithm and the associated architecture for non-binary LDPC codes. Compared to the selective-input non-binary decoders presented in the literature, our proposed selective-input implementation can be quite easily realized in order to achieve a higher parallelism and a higher throughput. Also, by using a compensation technique, the error performance of the proposed selective-input implementation is quite close to the original Min-Max algorithm even though a small number of selective inputs is used. Using a 90-nm CMOS process, we implemented a 32-ary (837, 726) decoder that can achieve a throughput of 29.0 Mb/s.

[1]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.

[2]  Zhongfeng Wang,et al.  Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  David J. C. MacKay,et al.  Low-density parity check codes over GF(q) , 1998, IEEE Communications Letters.

[4]  William Marnane,et al.  A class of quasi-cyclic LDPC codes over GF(2m) , 2009, IEEE Transactions on Communications.

[5]  Norbert Wehn,et al.  Complexity evaluation of non-binary Galois field LDPC code decoders , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.

[6]  Yi-Gyeong Kim,et al.  A ΔΣ ADC using 4-bit SAR type quantizer for audio applications , 2011, 2011 International SoC Design Conference.

[7]  Rui Paulo Martins,et al.  Hybrid loopfilter sigma-delta modulator with NTF zero compensation , 2011, 2011 International SoC Design Conference.

[8]  Zhongfeng Wang,et al.  An Efficient VLSI Architecture for Nonbinary LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Wu Chang,et al.  Performance and Decoding Complexity of Nonbinary LDPC Codes for Magnetic Recording , 2008, IEEE Transactions on Magnetics.

[10]  Valentin Savin,et al.  Min-Max decoding for non binary LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[11]  Henk Wymeersch,et al.  Log-domain decoding of LDPC codes over GF(q) , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[12]  E. Boutillon,et al.  Simplified check node processing in nonbinary LDPC decoders , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.