Delay modeling for buffered RLY/RLC trees

For deep-submicron, high-performance circuits, the inductive effect plays a very important role in determining the circuit delay. In this paper, the authors derived accurate formulae for modeling the delays of buffered RLY/RLC wires and trees. The formulae could handle balanced and unbalanced trees and consider buffer insertion. Extensive simulations with HSPICE show that the formulae have high fidelity, with an average error of within 5.51% based on the 180 nm technology. The simulations show that the formulae are more accurate than previous works.

[1]  Andrew B. Kahng,et al.  Optimal equivalent circuits for interconnect delay calculations using moments , 1994, EURO-DAC '94.

[2]  Lawrence T. Pileggi,et al.  CMOS gate delay models for general RLC loading , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[3]  Chris C. N. Chu,et al.  Fitted Elmore delay: a simple and accurate interconnect delay model , 2002, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Wayne P. Burleson,et al.  Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Eby G. Friedman,et al.  Uniform repeater insertion in RC trees , 2000 .

[7]  Sung-Mo Kang,et al.  Performance driven MCM routing using a second order RLC tree delay model , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[8]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 1999, DAC '99.

[9]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[10]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Andrew B. Kahng,et al.  Two-pole analysis of interconnection trees , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[12]  Eby G. Friedman,et al.  Delay and power expressions characterizing a CMOS inverter driving an RLC load , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[13]  D. S. Gao,et al.  Propagation delay in RLC interconnection networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[14]  Eby G. Friedman,et al.  Repeater insertion in tree structured inductive interconnect , 2001 .

[15]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[16]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..