Low power parallel multipliers

This paper presents and compares sign extension techniques used to decrease the switching activity and improve the performance of parallel multipliers. A detailed review of different sign extension schemes is presented and an improved scheme for reducing the power dissipation is proposed. Four parallel CMOS multipliers designed in 0.6 /spl mu/m technology are used to implement and compare the sign extension schemes.

[1]  O. L. Macsorley.  High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[2]  Shirley Dex,et al.  JR 旅客販売総合システム（マルス）における運用及び管理について , 1991 .

[3]  Michael J. Flynn,et al.  Binary multiplication Using Partially Redundant Multiples , 1992 .

[4]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  Earl E. Swartzlander,et al.  Optimizing multipliers for WSI , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[6]  Heinrich Klar,et al.  General algorithms for a simplified addition of 2's complement numbers , 1995, IEEE J. Solid State Circuits.

[7]  Alexander Albicki,et al.  Low power and high speed multiplication design through mixed number representations , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[8]  Keikichi Tamaru,et al.  A comparative study of switching activity reduction techniques for design of low-power multipliers , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[9]  Mary Jane Irwin,et al.  High-throughput and low-power DSP using clocked-CMOS circuitry , 1995, ISLPED '95.