Digital implementation using delta operator for FPGA-based induction motor emulator

This paper investigates discretization methods of the continuous-time state-space model of an induction motor in order to design a real-time emulator (RTE). RTE allows rapid system prototyping and reduces cost of tests related to an experimental platform. RTE performances depend strongly on the choice of discretization method and the sampling period and on the setting of the data format. Shift operator, Tustin and delta operator approximations are investigated in terms of accuracy and stability. The best compromise between approximation method, sampling period value and fixed-point data arithmetic is discussed. An FPGA-based architecture of the induction machine is designed optimizing consumed FPGA resources. Simulation results carried out using Model Sim are demonstrate the superiority of the digital induction motor model based on delta operator.

[1]  Antonello Monti,et al.  A new testing tool for power electronic digital control , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[2]  Donald Grahame Holmes,et al.  Delta operator digital filters for high performance inverter applications , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[3]  Michel Gevers,et al.  Roundoff noise minimization using delta-operator realizations [digital filters] , 1993, IEEE Trans. Signal Process..

[4]  Seppo J. Ovaska,et al.  A digital signal processing approach to real-time AC motor modeling , 1992, IEEE Trans. Ind. Electron..

[5]  M. Dolen,et al.  Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs , 2009, 2009 International Conference on Electrical Machines and Systems.

[6]  O. Lucia,et al.  Real-time FPGA-based Hardware-in-the-Loop development test-bench for multiple output power converters , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[7]  Hung-Ming Cheng,et al.  Coupling between Sample Rate and Required Wordlength for Finite Precision Controller Implementation with Delta Transform , 2007, 2007 American Control Conference.

[8]  Timo I. Laakso,et al.  Roundoff noise analysis of modified delta operator direct form structures , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[9]  Sheng Chen,et al.  Optimal finite-precision state-estimate feedback controller realizations of discrete-time systems , 2000, IEEE Trans. Autom. Control..

[10]  M. Steurer,et al.  Development and implementation of a 25 kW virtual induction machine test bed utilizing the power-hardware-in-the-loop concept , 2009, 2009 IEEE International Electric Machines and Drives Conference.

[11]  J. Chu,et al.  Shift and delta operator realisations for digital controllers with finite word length considerations , 2000 .

[12]  J. Qiu,et al.  Robust State Feedback Control for a Class of Discrete-Time Fuzzy Systems via Delta Operator Approach , 2007, 2007 International Conference on Machine Learning and Cybernetics.

[13]  Chris S. Edrington,et al.  Development and implementation of a 25 kVA virtual machine test bed utilizing the power-hardware-in-the-loop concept , 2009 .