论文信息 - A multirate transceiver IC for four-wire full-duplex data transmission

A multirate transceiver IC for four-wire full-duplex data transmission

A CMOS IC transceiver for full-duplex data transmission at 14 data rates is described. At the highest rate of 72 kb/s, two of these chips communicate on a four-wire twisted-pair telephone loop with loss at 36 kHz of up to 48 dB. The chip performs all line driving, timing recovery, and data recovery functions with only 11 passive external line interface components. The transceiver can converge on all digital data service (DDS) lines. sending and receiving unscrambled data without the need for a training sequence. The chip was fabricated in a 2- mu m, double-polysilicon, double-metal process with an area of 49 mm/sup 2/. Power consumption is 200 mW from the single 5-V supply. >

[1] Yutaka Takahashi,et al. A switched capacitor adaptive line equalizer for a high-speed digital subscriber loop , 1984 .

[2] M. Ishikawa,et al. A CMOS adaptive line equalizer , 1984, IEEE Journal of Solid-State Circuits.

[3] Y. Takahashi,et al. An adaptive SC line equalizer system for four-wire full-duplex and multirate digital transmission , 1988 .

[4] R. W. Schalk,et al. A CMOS 5-V analog front end for 9600-bit/s facsimile modems , 1987 .

[5] Daniel Sallaerts,et al. A single-chip U-interface transceiver for ISDN , 1987 .

[6] Y. Takahashi,et al. An ISDN echo-cancelling transceiver chip for 2B1Q coded U-interface , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[7] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..