Generating reliable embedded processors

This approach to designing fault-tolerant embedded systems-using PLDs to duplicate application-specific hardware-significantly reduces the costs of classical fault-tolerance techniques.

[1]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[2]  Hans-Joachim Wunderlich,et al.  An Efficient Procedure For The Synthesis Of Fast Self-testable Controller Structures , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[3]  Reiner W. Hartenstein,et al.  A Reconfigurable Arithmetic Datapath Architecture , 1994 .

[4]  Andy J. Wellings,et al.  GUARDS: A Generic Upgradable Architecture for Real-Time Dependable Systems , 1997, IEEE Trans. Parallel Distributed Syst..

[5]  Rolf Ernst,et al.  Fault tolerant VLSI design with functional block redundancy , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[7]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[8]  Ping-Chung Li,et al.  Electromigration: the time bomb in deep-submicron ICs , 1996 .

[9]  João Paulo Teixeira,et al.  Defect-oriented IC test and diagnosis using VHDL fault simulation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  Joseph A. Fisher,et al.  Walk-Time Techniques: Catalyst for Architectural Change , 1997, Computer.