A Low-Power Fast-Transient 90-nm Low-Dropout Regulator With Multiple Small-Gain Stages

A power-efficient 90-nm low-dropout regulator (LDO) with multiple small-gain stages is proposed in this paper. The proposed channel-resistance-insensitive small-gain stages provide loop gain enhancements without introducing low-frequency poles before the unity-gain frequency (UGF). As a result, both the loop gain and bandwidth of the LDO are improved, so that the accuracy and response speed of voltage regulation are significantly enhanced. As no on-chip compensation capacitor is required, the active chip area of the LDO is only 72.5 μm × 37.8 μm. Experimental results show that the LDO is capable of providing an output of 0.9 V with maximum output current of 50 mA from a 1-V supply. The LDO has a quiescent current of 9.3 μA, and has significantly improvement in line and load transient responses as well as performance in power-supply rejection ratio (PSRR).

[1]  W. Sansen.  Challenges in analog IC design submicron CMOS technologies , 1996, 1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings.

[2]  P. Allen,et al.  Optimized frequency-shaping circuit topologies for LDOs , 1998 .

[3]  Harish Krishnaswamy,et al.  A 4-channel 4-beam 24-to-26GHz spatio-temporal RAKE radar transceiver in 90nm CMOS for vehicular radar applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[5]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[6]  Gabriel A. Rincón-Mora,et al.  Analysis and design of monolithic, high PSR, linear regulators for SoC applications , 2004, IEEE International SOC Conference, 2004. Proceedings..

[7]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[8]  Bedrich J. Hosticka.  Improvement of the gain of MOS amplifiers , 1979 .

[9]  Hiroshi Kodama,et al.  A 1.1V 3.1-to-9.5GHz MB-OFDM UWB transceiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Annajirao Garimella,et al.  Reverse Nested Miller Compensation Using Current Buffers in a Three-Stage LDO , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  S. Gambini,et al.  A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.

[12]  Willy Sansen,et al.  analog design essentials , 2011 .

[13]  Yong-Hua Song,et al.  A dual-band triple-mode SoC for 802.11a/b/g Embedded WLAN in 90nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[14]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[15]  Hung-Chih Lin,et al.  An Active-Frequency Compensation Scheme for CMOS Low-Dropout Regulators With Transient-Response Improvement , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[17]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .