Design issues of a three-dimensional packaging scheme for power modules
暂无分享,去创建一个
Dushan Boroyevich | Guo-Quan Lu | Xingsheng Liu | Shatil Haque | Kalyan Siddabattula | Mike Craven | Sihua Wen
[1] Ray-Lee Lin,et al. An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures , 1999 .
[2] G. Lu,et al. Metallization for direct solder interconnection of power devices , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).
[3] Albert E. Ruehli,et al. Inductance calculations in a complex integrated circuit environment , 1972 .
[4] Dushan Boroyevich,et al. Evaluation of metal post interconnected parallel plate structure for power electronic building blocks , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).
[5] Guo-Quan Lu,et al. Thermal management of power electronics modules packaged by a stacked-plate technique , 1999 .
[6] Wuchen Wu,et al. Reliability testing and analysis of IGBT power semiconductor modules , 1995 .
[7] Jacob K. White,et al. Fast capacitance extraction of general three-dimensional structures , 1992 .
[8] M. Hierholzer,et al. Further improvements in the reliability of IGBT modules , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).
[9] Dushan Boroyevich,et al. Extraction of parasitics within wire-bond IGBT modules , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.
[10] Hong Yang,et al. Practical design issues to bump and flip , 1997 .