Compact Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Calibrated With Experimental Data Down to 9-nm Gate Length

A semianalytical carbon nanotube field-effect transistor (CNFET) model based on the virtual-source model is presented, which includes series resistance, parasitic capacitance, and direct source-to-drain tunneling leakage. The model is calibrated with recent experimental data down to 9-nm gate length. Device performance of 22- to 7-nm technology nodes is analyzed. The results suggest that contact resistance is the key performance limiter for CNFETs; direct source-to-drain tunneling results in significant leakage due to low effective mass in carbon nanotubes and prevents further downscaling of the gate length. The design space that minimizes the gate delay in CNFETs subject to OFF-state leakage current (IOFF) constraints is explored. Through the optimization of the length of the gate, contact, and extension regions to balance the parasitic effects, the gate delay can be improved by more than 10% at 11- and 7-nm technology nodes compared with the conventional 0.7 × scaling rule, while the OFF-state leakage current remains below 0.5 μA/μm .

[1]  H. Wong,et al.  Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels , 2007, IEEE Transactions on Electron Devices.

[2]  Mark S. Lundstrom,et al.  Sub-10 nm carbon nanotube transistor , 2011, 2011 International Electron Devices Meeting.

[3]  A. G. Perri,et al.  A Semiempirical SPICE Model for n-Type Conventional CNTFETs , 2011, IEEE Transactions on Nanotechnology.

[4]  Mark S. Lundstrom,et al.  Band-to-band tunneling in a carbon nanotube metal-oxide-semiconductor field-effect transistor is dominated by phonon-assisted tunneling. , 2007, Nano letters.

[5]  H. Wong,et al.  An Analytical Derivation of the Density of States, Effective Mass, and Carrier Density for Achiral Carbon Nanotubes , 2008, IEEE Transactions on Electron Devices.

[6]  Jerry Tersoff,et al.  Novel Length Scales in Nanotube Devices , 1999 .

[7]  Hai Wei,et al.  ACCNT—A Metallic-CNT-Tolerant Design Methodology for Carbon-Nanotube VLSI: Concepts and Experimental Demonstration , 2009, IEEE Transactions on Electron Devices.

[8]  Sheng Wang,et al.  CMOS-based carbon nanotube pass-transistor logic integrated circuits , 2012, Nature Communications.

[9]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[10]  D. Jena,et al.  Zener tunneling in semiconducting nanotube and graphene nanoribbon p−n junctions , 2008, 0806.0139.

[11]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[12]  G. Fiori,et al.  Three-Dimensional Simulation of One-Dimensional Transport in Silicon Nanowire Transistors , 2007, IEEE Transactions on Nanotechnology.

[13]  R. Landauer.  Conductance is Transmission , 1997 .

[14]  Jie Deng,et al.  Modeling and Performance Comparison of 1-D and 2-D Devices Including Parasitic Gate Capacitance and Screening Effect , 2008, IEEE Transactions on Nanotechnology.

[15]  M Najari,et al.  Schottky Barrier Carbon Nanotube Transistor: Compact Modeling, Scaling Study, and Circuit Design Applications , 2011, IEEE Transactions on Electron Devices.

[16]  Hai Wei,et al.  Air-stable technique for fabricating n-type carbon nanotube FETs , 2011, 2011 International Electron Devices Meeting.

[17]  F. Léonard.  The Physics of Carbon Nanotube Devices , 2008 .

[18]  D. J. Frank,et al.  Noniterative Compact Modeling for Intrinsic Carbon-Nanotube FETs: Quantum Capacitance and Ballistic Transport , 2011, IEEE Transactions on Electron Devices.

[19]  H. Wong,et al.  Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits , 2009, IEEE Transactions on Nanotechnology.

[20]  Enhanced performance of short-channel carbon nanotube field-effect transistors due to gate-modulated electrical contacts. , 2012, ACS nano.

[21]  Zhihong Chen,et al.  Length scaling of carbon nanotube transistors. , 2010, Nature nanotechnology.

[22]  M. P. Anantram,et al.  Physics of carbon nanotube electronic devices , 2006 .

[23]  Sheng Wang,et al.  Carbon nanotube based ultra-low voltage integrated circuits: Scaling down to 0.4 V , 2012 .

[24]  G. Klimeck,et al.  Material Selection for Minimizing Direct Tunneling in Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[25]  P. Ashburn,et al.  Numerically Efficient Modeling of CNT Transistors With Ballistic and Nonballistic Effects for Circuit Simulation , 2010, IEEE Transactions on Nanotechnology.

[26]  Hai Wei,et al.  Carbon nanotube electronics - Materials, devices, circuits, design, modeling, and performance projection , 2011, 2011 International Electron Devices Meeting.

[27]  Hong-Yu Chen,et al.  Low-Resistance Electrical Contact to Carbon Nanotubes With Graphitic Interfacial Layer , 2012, IEEE Transactions on Electron Devices.

[28]  Toshitsugu Sakamoto,et al.  Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metal–oxide–semiconductor field-effect transistors , 2000 .

[29]  Ching-Te Chuang,et al.  Selective Device Structure Scaling and Parasitics Engineering: A Way to Extend the Technology Roadmap , 2009, IEEE Transactions on Electron Devices.

[30]  R. Chau,et al.  Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.

[31]  H. Wong,et al.  Analytical Model of Carbon Nanotube Electrostatics: Density of States, Effective Mass, Carrier Density, and Quantum Capacitance , 2007, 2007 IEEE International Electron Devices Meeting.

[32]  Eric Pop,et al.  Nanoscale Joule heating, Peltier cooling and current crowding at graphene–metal contacts , 2011, Nature Nanotechnology.

[33]  E. Pop,et al.  Avalanche-induced current enhancement in semiconducting carbon nanotubes. , 2008, Physical review letters.

[34]  Mark S. Lundstrom,et al.  High-κ dielectrics for advanced carbon-nanotube transistors and logic gates , 2002 .

[35]  D. Monroe,et al.  Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs , 2000, IEEE Electron Device Letters.

[36]  T Mizutani,et al.  Change in carrier type in high-k gate carbon nanotube field-effect transistors by interface fixed charges , 2010, Nanotechnology.

[37]  Hai Wei,et al.  Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes , 2011, IEEE Transactions on Nanotechnology.

[38]  Ron Dagani,et al.  CARBON-BASED ELECTRONICS , 1999 .

[39]  H. Wong,et al.  Carbon Nanotube And Graphene Device Physics , 2010 .

[40]  N. S. Barnett,et al.  Private communication , 1969 .

[41]  E. Pop,et al.  Multiband Mobility in Semiconducting Carbon Nanotubes , 2009, IEEE Electron Device Letters.

[42]  H. Wong,et al.  Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.

[43]  Hai Wei,et al.  Carbon Nanotube Robust Digital VLSI , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  Jeffrey Bokor,et al.  Ultimate device scaling: Intrinsic performance comparisons of carbon-based, InGaAs, and Si field-effect transistors for 5 nm gate length , 2011, 2011 International Electron Devices Meeting.

[45]  H. Dai,et al.  High performance n-type carbon nanotube field-effect transistors with chemically doped contacts. , 2004, Nano letters.

[46]  A. Balijepalli,et al.  Compact Model of Carbon Nanotube Transistor and Interconnect , 2009, IEEE Transactions on Electron Devices.

[47]  K. Natori,et al.  Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor , 2005 .

[48]  A. Khakifirooz,et al.  A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters , 2009, IEEE Transactions on Electron Devices.

[49]  P. Solomon,et al.  Contact Resistance to a One-Dimensional Quasi-Ballistic Nanotube/Wire , 2011, IEEE Electron Device Letters.

[50]  S. Kishimoto,et al.  High-Performance Top-Gate Carbon Nanotube Field-Effect Transistors and Complementary Metal–Oxide–Semiconductor Inverters Realized by Controlling Interface Charges , 2010 .