4 GHz locking range and 0.19 pJ low-energy differential dual-modulus 10/11 prescaler
暂无分享,去创建一个
[1] Yanping Ding,et al. A 21-GHz 8-Modulus Prescaler and a 20-GHz Phase-Locked Loop Fabricated in 130-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.
[2] Hans-Dieter Wohlmuth,et al. A 24 GHz dual-modulus prescaler in 90 nm CMOS , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Kiat Seng Yeo,et al. Sub-mW multi-GHz CMOS dual-modulus prescalers based on programmable injection-locked frequency dividers , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[4] Ali M. Niknejad,et al. The Speed–Power Trade-Off in the Design of CMOS True-Single-Phase-Clock Dividers , 2010, IEEE Journal of Solid-State Circuits.
[5] Joonhee Lee,et al. A 470-μw multi-modulus injection-locked frequency divider with division ratio of 2, 3, 4, 5 and 6 in 0.13-μm CMOS , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[6] R.S. Rana. Dual-modulus 127/128 FOM enhanced prescaler design in 0.35-/spl mu/m CMOS technology , 2005, IEEE Journal of Solid-State Circuits.
[7] K. Entesari,et al. A low noise 13 GHz power efficient 16/17 prescaler with rail to rail output amplitude , 2007, 2007 50th Midwest Symposium on Circuits and Systems.
[8] Wei Meng Lim,et al. A 1.8-V 6.5-GHz low power wide band single-phase clock CMOS 2/3 prescaler , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.