Module placement on BSG-structure and IC layout applications
暂无分享,去创建一个
[1] Bala Srinivasan,et al. Using genetic algorithm for slicing floorplan area optimization in circuit design , 1997, 1997 IEEE International Conference on Systems, Man, and Cybernetics. Computational Cybernetics and Simulation.
[2] Evangeline F. Y. Young,et al. How good are slicing floorplans? , 1997, ISPD '97.
[3] Maurizio Rebaudengo,et al. GALLO: a genetic algorithm for floorplan area optimization , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Hironori Hirata,et al. An immunity based genetic algorithm and its application to the VLSI floorplan design problem , 1996, Proceedings of IEEE International Conference on Evolutionary Computation.
[5] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[6] Y. Kajitani,et al. Channel-driven Global Routing With Consistent Placement * (extended Abstract For ICCAD '94) , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[7] Maurizio Rebaudengo,et al. A genetic algorithm for floorplan area optimization , 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence.
[8] Tsu-Chang Lee,et al. A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules , 1993, 30th ACM/IEEE Design Automation Conference.
[9] Ting-Chi Wang,et al. A graph theoretic technique to speed up floorplan area optimization , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[10] Hidetoshi Onodera,et al. Branch-and-bound placement for building block layout , 1991, 28th ACM/IEEE Design Automation Conference.
[11] Dana S. Richards,et al. Distributed genetic algorithms for the floorplan design problem , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Yoichi Shiraishi,et al. A high-packing density module generator for bipolar analog LSIs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[13] Ting-Chi Wang,et al. An optimal algorithm for floorplan area optimization , 1990, 27th ACM/IEEE Design Automation Conference.
[14] Mely Chen Chi,et al. An Automatic Rectilinear Partitioning Procedure for Standard Cells , 1987, 24th ACM/IEEE Design Automation Conference.
[15] Ernest S. Kuh,et al. Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Martin D. F. Wong,et al. A New Algorithm for Floorplan Design , 1986, 23rd ACM/IEEE Design Automation Conference.
[17] Jack A. Hudson,et al. Module Positioning Algorithms for Rectilinear Macrocell Assemblies , 1984, 21st Design Automation Conference Proceedings.
[18] Larry J. Stockmeyer,et al. Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..
[19] Yoji Kajitani,et al. Order of Channels for Safe Routing and Optimal Compaction of Routing Area , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] John H. Holland,et al. Outline for a Logical Theory of Adaptive Systems , 1962, JACM.
[21] Ralph H. J. M. Otten,et al. Automatic Floorplan Design , 1982, 19th Design Automation Conference.