A Knowledge Based System for Selecting a Test Methodology for a PLA
暂无分享,去创建一个
Testability is a very important aspect of VLSI circuits. Numerous design for testability (DFT) methods exist. Often designers face the complex problem of selecting the best DFT techniques for a particular chip under a set of design constraints and goals. In order to aid in designing testable circuits, a prototype knowledge based system has been developed which simulates a human expert on design of testable PLAs. The system, described in this paper, has knowledge about testable PLA design methodologies and is able to negotiate with the user so as to lead the user through the design space to find a satisfactory solution. A new search strategy, called reason analysis, is introduced.
[1] Kozo Kinoshita,et al. An Easily Testable Design of Programmable Logic Arrays for Multiple Faults , 1983, IEEE Transactions on Computers.
[2] Kozo Kinoshita,et al. A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.
[3] Wilfried Daehn,et al. A Hardware Approach to Self-Testing of Large Programmable Logic Arrays , 1981, IEEE Transactions on Computers.