Quaternary Sequential Circuits

Application of multiple-valued logic(MVL) in the design of digital devices opens additional opportunities. D flip-flop is a basic sequential circuit in any logic. A 4-bit counter using Multiple-valued D flip-flops is presented in this paper. D flipflop is built by 3 input NMIN gates and has both preset and clear inputs. Quaternary multiplexer and D flip-flops are used to design the quaternary counter. The circuits being studied are optimized for power and delay at 0.18-µm CMOS process technology. The new D flip-flop designed here shows 64.33% improvement in dynamic power dissipation when compared to DLC based flip-flop and Q-IDEN D flip-flop. The proposed Counter circuit also exhibits less dynamic power dissipation.

[1]  Leo Sintonen.  A Clocked Multivalued Flip-Flop , 1977, IEEE Transactions on Computers.

[2]  Noboru Takagi,et al.  Discrete Interval Truth Values Logic and Its Application , 2000, IEEE Trans. Computers.

[3]  Robert Chen-Hao Chang,et al.  A novel CMOS double-edge triggered flip-flop for low-power applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  K.W. Current.  Design of a quaternary latch circuit using a binary CMOS RS latch , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[5]  S.-D. Shin,et al.  Variable sampling window flip-flops for low-power high-speed VLSI , 2005 .

[6]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[7]  Masao Mukaidono,et al.  P-Functions-Ternary Logic Functions Capable of Correcting Input Failures and Suitable for Treating Ambiguities , 1992, IEEE Trans. Computers.

[8]  Xia Yinshui,et al.  Design of nMOS quaternary flip-flops and their applications , 1998 .

[9]  Yinshui Xia,et al.  A Novel Multiple-Valued CMOS Flip-Flop Employing Multiple-Valued Clock , 2005, Journal of Computer Science and Technology.

[10]  Vasundara Patel K.S.,et al.  Quaternary CMOS Combinational Logic Circuits , 2009, 2009 International Conference on Information and Multimedia Technology.

[11]  Sajjan G. Shiva,et al.  Flip-Flops for Multiple-Valued Logic , 1976, IEEE Transactions on Computers.

[12]  D. Venkat Reddy,et al.  Sequential Circuits In The Framework Of (2n+1)-ary Discrete Logic , 2008 .

[13]  Kenneth C. Smith.  The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[14]  George Epstein,et al.  The development of multiple-valued logic as related to computer science , 1974, Computer.

[15]  Yngvar Berg,et al.  Multiple Valued Counter , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[16]  Masao Mukaidono.  Regular Ternary Logic Functions—Ternary Logic Functions Suitable for Treating Ambiguity , 1986, IEEE Transactions on Computers.

[17]  Seunghong Hong,et al.  Design of Q-IDEN D Flip-Flop Using RS-latch , 2006 .

[18]  Xiaopeng Yu,et al.  A 2GHz programmable counter with new re-loadable D flip-flop , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[19]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[20]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[21]  Koichi Tanno,et al.  Multi-valued flip-flop with neuron-CMOS NMIN circuits , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.

[22]  Mohamed A. Elgamel,et al.  Noise tolerant low power dynamic TSPCL D flip-flops , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[23]  Michitaka Kameyama,et al.  Design and implementation of quaternary NMOS integrated circuits for pipelined image processing , 1987 .

[24]  M. Yoeli,et al.  Ternary arithmetic unit , 1968 .