An investigation of fT and fmax degradation due to device interconnects in 0.5 THz SiGe HBT technology

In this paper, the authors investigate the impact of device interconnect parasitics on the two most commonly-accepted RF small-signal figures-of-merit, the transit frequency (fT) and the maximum frequency of oscillation (fmax) in state-of-the-art SiGe HBT technology. Simulations and measurement results are provided as a guideline to design an optimum device interconnect scheme to achieve a high fmax. Test structures were characterized with de-embedding structures providing reference planes at the device level and at the top-metal level. Measurements show an fmax of 450 GHz at the device level and at the top-metal level a degradation of only 4% to 430 GHz. These results demonstrate a significant advantage of the SiGe HBT technology compared to ultra-scaled CMOS technology at device speeds approaching a terahertz, and to the best of the authors' knowledge, demonstrate the highest fmax reported at the top-metal level in any state-of-the-art silicon technology.

[1]  Gabriel M. Rebeiz,et al.  A SiGe BiCMOS W-Band LNA with 5.1 dB NF at 90 GHz , 2013, 2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[2]  C. Wipf,et al.  SiGe HBT technology with fT/fmax of 300GHz/500GHz and 2.0 ps CML gate delay , 2010, 2010 International Electron Devices Meeting.

[3]  Gabriel M. Rebeiz,et al.  $W$ -Band Amplifiers With 6-dB Noise Figure and Milliwatt-Level 170–200-GHz Doublers in 45-nm CMOS , 2012, IEEE Transactions on Microwave Theory and Techniques.

[4]  Frank Ellinger,et al.  220–250-GHz Phased-Array Circuits in 0.13-$\mu{\hbox {m}}$ SiGe BiCMOS Technology , 2013, IEEE Transactions on Microwave Theory and Techniques.

[5]  B. Jagannathan,et al.  Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process , 2007, 2007 IEEE Symposium on VLSI Technology.