Negative bias temperature instability in n-channel power VDMOSFETs

Abstract Negative gate bias is used in some applications for faster switching off the n-channel MOS devices. It is shown in this study that NBT stress-related instability in commercial n-channel power VDMOSFETs could be actually more serious than in corresponding p-channel devices. NBT stress is found to create equal V T shifts in both device types, whereas the subsequent positive bias annealing results in more serious overall V T instability in n-channel devices. The changes in the densities of stress-induced interface traps in two device types are equal as well, but significant amounts of NBT stress-induced border traps are only found in n-channel devices. All the results are discussed in terms of hydrogen reaction and diffusion model.

[1]  Ivica Manic,et al.  NBT stress-induced degradation and lifetime estimation in p-channel power VDMOSFETs , 2006, Microelectron. Reliab..

[2]  Daniel M. Fleetwood,et al.  Effects of hydrogen transport and reactions on microelectronics radiation response and reliability , 2002, Microelectron. Reliab..

[3]  P. Habas,et al.  Charge-pumping characterization of SiO/sub 2//Si interface in virgin and irradiated power VDMOSFETs , 1996 .

[4]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[5]  Michael Goroll,et al.  Exceptional operative gate voltage induces negative bias temperature instability (NBTI) on n-type trench DMOS transistors , 2007, Microelectron. Reliab..

[6]  Ivica Manic,et al.  Negative bias temperature instabilities in sequentially stressed and annealed p-channel power VDMOSFETs , 2007, Microelectron. Reliab..

[7]  Ivica Manic,et al.  Effects of electrical stressing in power VDMOSFETs , 2005, Microelectron. Reliab..

[8]  J. R. Brews,et al.  The determination of Si-SiO/sub 2/ interface trap density in irradiated four-terminal VDMOSFETs using charge pumping , 1996 .

[9]  T. P. Ma,et al.  Ionizing radiation effects in MOS devices and circuits , 1989 .

[10]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[11]  Ivica Manic,et al.  Negative bias temperature instability mechanisms in p-channel power VDMOSFETs , 2005, Microelectron. Reliab..

[12]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[13]  Ninoslav Stojadinovic,et al.  Analysis of CMOS transistor instabilities , 1987 .

[14]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[15]  P. Winokur,et al.  Simple technique for separating the effects of interface traps and trapped‐oxide charge in metal‐oxide‐semiconductor transistors , 1986 .

[16]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .