A CMOS 434/868 MHz FSK/OOK transmitter with integrated fractional-N PLL

A 434/868 MHz FSK/OOK transmitter with integrated PLL is reported. Direct digital modulation of a fully integrated Σ-Δ fractional-N PLL frequency synthesizer is used to ensure fine frequency resolution and low phase noise. A wideband VCO together with an Adaptive Frequency Calibration (AFC) is used to cover the desired bands. A differential-to-single output programmable power amplifier is integrated to make the chip low cost and low power. The measurement results show that the phase noise are -76dBc/Hz and -131dBc/Hz at 10-kHz offset and 3-MHz offset with carrier centered at 868 MHz, respectively. The peak output power of the transmitter is 3.5dBm on 50-Ω load and the measured adjacent channel power ratio (ACPR) for 100 kHz channel is less than -50-dBc. The chip is fabricated with 0.35-μm RF CMOS process. The 2-mm2 transmitter IC including PLL and power amplifier (PA) consumes 87.6mW at 3V voltage supply.

[1]  D. Ruffieux,et al.  A 1 V 433/868 MHz 25 kb/s-FSK 2 kb/s-OOK RF transceiver SoC in standard digital 0.18 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Constantine A. Balanis,et al.  Antenna Theory: Analysis and Design , 1982 .

[3]  Steve C. Cripps,et al.  Advanced Techniques in RF Power Amplifier Design , 2002 .

[4]  T. Morie,et al.  A 10.8mA Single Chip Transceiver for 430MHz Narrowband Systems in 0.15/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[6]  Deog-Kyoon Jeong,et al.  A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Nikolaus Klemmer,et al.  Phase-Noise Driven System Design of Fractional-N Frequency Synthesizers and Validation With Measured Results , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[8]  Byeong-Ha Park,et al.  A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications , 2004 .

[9]  T. Melly,et al.  An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter , 2001 .

[10]  J. Crols,et al.  A 0.35/spl mu/ CMOS fractional-N transmitter for 315/433/868/915 MHz ISM applications , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[11]  A. Hajimiri,et al.  Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.

[12]  M. Steyaert,et al.  A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.