A low-swing AC- and DC- coupled voltage-mode driver with pre-emphasis

This paper describes a 2-tap voltage-mode driver with an auxiliary AC-coupled driver. Tap weight control and impedance matching are accomplished by a dual-loop regulator. The AC-coupling technique is employed to enhance the edge rates and reduce the burden of the post-tap equalizer. The proposed transmitter is fabricated using a 0.13-µm CMOS technology. It is shown that when 200mVp-p 5-Gb/s signals are sent over 10″ FR4 channels, the eye of the received data has 0.87 UI timing margin, 114 mV voltage margin.

[1]  M. Horowitz,et al.  A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[2]  Ting Wu,et al.  A 16Gb/s 65nm CMOS transceiver for a memory interface , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[3]  Jung-Hoon Chun,et al.  ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Ting Wu,et al.  A 16 Gb/s/Link, 64 GB/s Bidirectional Asymmetric Memory Interface , 2009, IEEE Journal of Solid-State Circuits.

[5]  Justin Schauer,et al.  High Speed and Low Energy Capacitively Driven On-Chip Wires , 2008, IEEE Journal of Solid-State Circuits.

[6]  J. Zerbe,et al.  Design considerations for low-power high-performance mobile logic and memory interfaces , 2008, 2008 IEEE Asian Solid-State Circuits Conference.