Experimental characterization of the subthreshold leakage current in triple-gate FinFETs

Abstract The gate and subthreshold drain leakage currents are investigated experimentally in triple-gate FinFETs for power supply voltage V dd  = 1 V. The gate and drain leakage currents are analyzed in terms of the fin width and gate length to clarify their origin. In wide FinFETs, the measured subthreshold drain current is much larger than the gate tunneling current due to the short-channel effects. In narrow FinFETs with negligible short-channel effects, the importance of the trap-assisted sidewall-gate edge tunneling current on the drain leakage current has been demonstrated. This leakage current behavior with decreasing the fin width has been attributed to the higher sidewall-gate interface trap density compared to the top-gate interface trap density.

[1]  T. Chan,et al.  Subbreakdown drain leakage current in MOSFET , 1987, IEEE Electron Device Letters.

[2]  L. Mathew,et al.  Physical insights regarding design and performance of independent-gate FinFETs , 2005, IEEE Transactions on Electron Devices.

[3]  Douglas Yu,et al.  Characterization and modeling of edge direct tunneling (EDT) leakage in ultrathin gate oxide MOSFETs , 2001 .

[4]  N. C. Das,et al.  Hot carrier induced interface trap annealing in silicon field effect transistors , 1993 .

[5]  Gate-induced drain leakage current in MOS devices , 1993 .

[6]  Willy Sansen,et al.  Impact of fin width on digital and analog performances of n-FinFETs , 2007 .

[7]  K. De Meyer,et al.  Extraction of the Top and Sidewall Mobility in FinFETs and the Impact of Fin-Patterning Processes and Gate Dielectrics on Mobility , 2007, IEEE Transactions on Electron Devices.

[8]  Chenming Hu,et al.  MOSFET drain breakdown voltage , 1986, IEEE Electron Device Letters.

[9]  J. Jomaah,et al.  Coupling effects and channels separation in FinFETs , 2004 .

[10]  B. Kaczer,et al.  Direct Measurement of Top and Sidewall Interface Trap Density in SOI FinFETs , 2007, IEEE Electron Device Letters.

[11]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[12]  J. Wortman,et al.  A comparative study of gate direct tunneling and drain leakage currents in n-MOSFET's with sub-2 nm gate oxides , 2000 .

[13]  T. Chao,et al.  A comprehensive study of hot carrier stress-induced drain leakage current degradation in thin-oxide n-MOSFETs , 1999 .

[14]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[15]  Joao Antonio Martino,et al.  Threshold voltages of SOI MuGFETs , 2008 .

[16]  Stefan Decker,et al.  On the device design assessment of multigate FETs (MuGFETs) using full process and device simulation with 3D TCAD , 2007, Microelectron. J..

[17]  Kaushik Roy,et al.  Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Denis Flandre,et al.  Reduction of gate-to-channel tunneling current in FinFET structures , 2007 .

[19]  T. Chao,et al.  The Impact of Deep Ni Salicidation and$hboxNH_3$Plasma Treatment on Nano-SOI FinFETs , 2006, IEEE Electron Device Letters.

[20]  Abhinav Kranti,et al.  Performance assessment of nanoscale double- and triple-gate FinFETs , 2006 .