论文信息 - A mathematical model for estimating acceptable ratio of test patterns

A mathematical model for estimating acceptable ratio of test patterns

Sequential circuit testing has been recognized as one of the most difficult problems in the area of fault detection. Controllability and observability of a sequential circuit is low because of their internal states. Therefore finding suitable sequence of test patterns is becoming increasingly complex. We have proposed a method to estimate an expectation graph by utilizing a mathematical model which exploits probabilistic 4-value system. The expectation graph is used to determine the minimum number of faults detected by a suitable sequence of test patterns. Experimental results show our mathematical model has reduced number of test patterns in specified fault coverage.

M. H. Haghbayan | Behjat Forouzandeh | Paniz Foroutan | Vahid Janfaza

[1] M. H. Haghbayan,et al. Generating test patterns for sequential circuits using random patterns by PLI functions , 2010, 2010 East-West Design & Test Symposium (EWDTS).

[2] Nilanjan Mukherjee,et al. Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[3] Zainalabedin Navabi. Digital System Test and Testable Design: Using HDL Models and Architectures , 2010 .

[4] John P. Hayes,et al. Probabilistic transfer matrices in symbolic reliability analysis of logic circuits , 2008, TODE.

[5] Irith Pomeranz,et al. On reducing test data volume and test application time for multiple scan chain designs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6] Majid Namaki-Shoushtari,et al. A Probabilistic and Constraint Based Approach for Low Power Test Generation , 2012, 2012 IEEE 21st Asian Test Symposium.

[7] Srinivas Devadas,et al. Test generation and verification for highly sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8] Irith Pomeranz. Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.