A CMOS floating-gate matrix transform imager

A new transform imager technology and architecture is introduced in this paper. This approach allows for retina and higher-level bio-inspired computation in a programmable architecture that still possesses similar high-fill factor pixels of APS imagers. This imager is capable of programmable matrix operations on the image, where the image can be presented as either a full matrix or using block matrix operations. Each pixel is composed of a photodiode sensor element and a multiplier. The core imager performs computation at the pixel plane but still holds to a fill factor greater than 46 %. The resulting data-flow architecture directly allows computation of spatial transforms, motion computations, and stereo computations.

[1]  C. Mead,et al.  Neuromorphic Robot Vision with Mixed Analog- Digital Architecture , 2005 .

[2]  B. A. Minch,et al.  Translinear circuits using subthreshold floating-gate MOS transistors , 1996 .

[3]  H. Van Tran,et al.  A 2.5 V 256-level non-volatile analog storage device using EEPROM technology , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Misha A. Mahowald,et al.  An Analog VLSI System for Stereoscopic Vision , 1994 .

[5]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[6]  Stephen P. DeWeerth,et al.  A CMOS imager with real-time frame differencing and centroid computation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  R. Ginosar,et al.  A random access photodiode array for intelligent image capture , 1991, 17th Convention of Electrical and Electronics Engineers in Israel.

[8]  Kwabena Boahen,et al.  The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification, Filtering, and Quantization , 1997 .

[9]  Carver A. Mead,et al.  Time-derivative adaptive silicon photoreceptor array , 1991, Optics & Photonics.

[10]  Alireza Moini,et al.  Vision Chips , 1999 .

[11]  M. Kyomasu,et al.  A new MOS imager using photodiode as current source , 1991 .

[12]  Ralph Etienne-Cummings,et al.  Implementation of steerable spatiotemporal image filters on the focal plane , 2002 .

[13]  Christof Koch,et al.  A Modular Multi-Chip Neuromorphic Architecture for Real-Time Visual Motion Processing , 2000 .

[14]  Paul E. Hasler,et al.  Correlation learning rule in floating-gate pFET synapses , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[15]  Tobi Delbrück,et al.  An Electronic Photoreceptor Sensitive to Small Changes in Intensity , 1988, NIPS.

[16]  Misha Mahowald,et al.  Analog VLSI chip for stereocorrespondence , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[17]  Eric R. Fossum,et al.  Digital camera system on a chip , 1998, IEEE Micro.

[18]  Carver A. Mead,et al.  An Integrated Analog Optical Motion Sensor , 1986 .

[19]  Christof Koch,et al.  A Robust Analog VLSI Reichardt Motion Sensor , 2000 .

[20]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera on a chip , 1995, Proceedings of International Electron Devices Meeting.

[21]  Tobi Delbrück,et al.  Silicon retina with correlation-based, velocity-tuned pixels , 1993, IEEE Trans. Neural Networks.

[22]  Andreas G. Andreou,et al.  A 590,000 transistor 48,000 pixel, contrast sensitive, edge enhancing, CMOS imager-silicon retina , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[23]  Ralph Etienne-Cummings,et al.  A programmable focal-plane MIMD image processor chip , 2001, IEEE J. Solid State Circuits.

[24]  Abhishek Bandyopadhyay,et al.  A matrix transform imager allowing high-fill factor , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[25]  Christof Koch,et al.  An Analog VLSI Inplementation of a Visual Interneuron Enhanced Sensory Processing Through Biophysical Modeling , 1999, Int. J. Neural Syst..

[26]  Kwabena Boahen,et al.  A throughput-on-demand address-event transmitter for neuromorphic chips , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[27]  E.R. Fossum,et al.  A 1.2 V micropower CMOS active pixel image sensor for portable applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[28]  Andreas G. Andreou,et al.  A Contrast Sensitive Silicon Retina with Reciprocal Synapses , 1991, NIPS.

[29]  Dan E. Dudgeon,et al.  Multidimensional Digital Signal Processing , 1983 .

[30]  David V. Anderson,et al.  Programmable and adaptive analog filters using arrays of floating-gate circuits , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.

[31]  Rahul Sarpeshkar,et al.  Visual Motion Computation in Analog VLSI Using Pulses , 1992, NIPS.

[32]  Orly Yadid-Pecht,et al.  Wide intrascene dynamic range CMOS APS using dual sampling , 1997 .

[33]  松元 隆夫.  D. E. Dudgeon and R. M. Mersereau: Multidimensional Digital Signal Processing, Prentice-Hall, New Jersey, 1984, xvi+400ページ, 24.5×18.5cm, 12,239円 (Prentice-Hall Signal Processing Series). , 1986 .

[34]  Gert Cauwenberghs,et al.  Floating-gate adaptation for focal-plane online nonuniformity correction , 2001 .

[35]  C. Mead,et al.  The silicon retina. , 1991 .

[36]  Tor Sverre Lande,et al.  Overview of floating-gate devices, circuits, and systems , 2001 .

[37]  Paul Hasler,et al.  A matrix transform imager and architecture , 2002, Proceedings of IEEE Sensors.