Design of Moore finite state machine with coding space stretching

The proposed method is targeted on reduction of hardware amount in logic circuit of Moore finite-state machine implemented with programmable logic arrays (PLA). The method is based on using more than minimal amount of variables in codes of FSM internal states. The method includes two stages of state encoding. The second stage is connected with recoding of states inside each class of pseudoequivalent states.

[1]  Sunil Kr Singh.  Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA , 2012 .

[2]  Michael J. Wilson,et al.  Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.

[3]  Alexander Barkalov,et al.  Synthesis of control units with field-programmable logic devices , 2008 .

[4]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[5]  Robert K. Brayton,et al.  Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Alexander Barkalov,et al.  Synteza automatu Mealy’ego z wbudowanym blokiem pamięci w strukturach programowalnych , 2013 .

[7]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[8]  Dariusz Kania,et al.  Area and speed oriented synthesis of FSMs for PAL-based CPLDs , 2012, Microprocess. Microsystems.

[9]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[10]  Marian Adamski,et al.  Application of hypergraphs to the reduction of the memory size in the Microprogrammed Controllers with Address Converter , 2012 .

[11]  Zainalabedin Navabi,et al.  Embedded Core Design with FPGAs , 2006 .

[12]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[13]  Asahi Takaoka,et al.  On Two Problems of Nano-PLA Design , 2011, IEICE Trans. Inf. Syst..

[14]  M. Sebastian.  Application-specific integrated circuits , 1997 .

[15]  Osnat Keren,et al.  Designing fault tolerant FSM by nano-PLA , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[16]  Ilya Levin,et al.  Decompositional design of automata based on PLA with memory , 1986 .

[17]  Matrix implementation of Moore FSM with expansion of coding space , 2010 .