Load Balancing With Minimal Deviation in Switch Memories