A precise cyclic CMOS time-to-digital converter with low thermal sensitivity

In this paper, a precise cyclic CMOS time-to-digital converters (TDC) with low thermal sensitivity is proposed. Through compensation, the thermal sensitivity of the new cyclic time-to-digital converter is reduced dramatically. The proposed TDC possesses not only less thermal-sensitive resolution but also low cost and small chip size. The circuit was fabricated with TSMC 0.35 mum CMOS technology. The size of the circuit is 0.40 mm times 0.30 mm only. The experimental results show that a plusmn6% resolution variation of the new TDC was achieved within 0~100degC temperature range which is much better than plusmn25% of the original uncompensated version. The effective resolution is as fine as 58 ps at room temperature. The measurement rate is 33 kHz, at least.

[1]  J. Kostamovaara,et al.  Integrated time-of-flight laser radar , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[2]  Timo Rahkonen,et al.  A high resolution digital CMOS time-to-digital converter based on nested delay locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[4]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[5]  Jorgen Christiansen.  An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems , 1995 .

[6]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[7]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[8]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .