Post-fabrication clock-timing adjustment using genetic algorithms
暂无分享,去创建一个
M. Murakawa | E. Takahashi | T. Higuchi | Y. Kasai | T. Higuchi | M. Murakawa | E. Takahashi | Y. Kasai
[1] V.G. Oklobdzija,et al. A clock skew absorbing flip-flop , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[2] Nasser A. Kurd,et al. A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.
[3] M. Murakawa,et al. A post-silicon clock timing adjustment using genetic algorithms , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[4] S. Tam,et al. Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[5] C.E. Dike,et al. A design for digital, dynamic clock deskew , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[6] Kenji Toda,et al. An Evolvable-Hardware-based clock timing architecture towards GigaHz digital systems , 1999 .
[7] M. Patyra,et al. Designing a 3 GHz, 130 nm, Intel/sup /spl reg// Pentium/sup /spl reg// 4 processor , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[8] Takayasu Sakurai. LSI design toward 2010 and low-power technology , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).
[9] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .
[10] N. Felber,et al. A delay-line based DCO for multimedia applications using digital standard cells only , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[11] John H. Holland,et al. Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .
[12] Kenji Toda,et al. Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..
[13] Yuji Kasai,et al. An AI-calibrated IF filter: a yield enhancement method with area and power dissipation reductions , 2003 .
[14] X. Dai. An adaptive digital deskewing circuit for clock distribution networks , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).