A parallel architecture for the ICA algorithm: DSP plane of a 3-D heterogeneous sensor
暂无分享,去创建一个
[1] Glenn H. Chapman,et al. Defect avoidance in a 3-D heterogeneous sensor [acoustic/seismic/active pixel/IR imaging sensor array] , 2004 .
[2] Lei Lin,et al. Nonlinear DSP coprocessor cell-one cycle chip , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.
[3] Erkki Oja,et al. Independent Component Analysis , 2001 .
[4] Erkki Oja,et al. Independent component analysis: algorithms and applications , 2000, Neural Networks.
[5] E. Oja,et al. Independent Component Analysis , 2013 .
[6] Vijay K. Jain,et al. Rapid system prototyping for high performance reconfigurable computing , 1999, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246).
[7] Vijay K. Jain. Mapping a high-speed wireless communication function to the reconfigurable J-platform , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).
[8] Glenn H. Chapman,et al. 3D heterogeneous sensor system on a chip for defense and security applications , 2004, SPIE Defense + Commercial Sensing.
[9] H. Makino,et al. A 600-MHz 54/spl times/54-bit multiplier with rectangular-styled Wallace tree , 2001 .
[10] Glenn H. Chapman,et al. Defect avoidance in a 3-D heterogeneous sensor [acoustic/seismic/active pixel/IR imaging sensor array] , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..
[11] Vijay K. Jain,et al. Hardware implementation of a nonlinear processor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).