A parallel architecture for the ICA algorithm: DSP plane of a 3-D heterogeneous sensor

A 3D heterogeneous sensor using a stacked chip has recently been proposed. While the sensors are located on one of the planes, the other planes provide for analog processing, digital signal processing, and wireless communication. This paper focuses on its DSP plane, in particular on the implementation of the ICA (independent component analysis) algorithm in the DSP plane. ICA is a recently proposed method for solving the blind source separation problem. The objective is to recover the unobserved source signals from the observed mixtures without the knowledge of the mixing coefficients. We present a parallel architecture utilizing the reconfigurable J-platform, which employs coarse-gain VLSI cells. These include a universal nonlinear (UNL) cell, an extended multiply accumulate (MA PLUS) cell, and a data-fabric (DF) cell. The coarse-grain approach has the distinct advantages of reduced external interconnect, much reduced design time, and manageable testability. Additionally, the other algorithms needed for the 3D HSoC can also be mapped on to the same resources, by time multiplexing, thereby reducing the silicon area needed.

[1]  Glenn H. Chapman,et al.  Defect avoidance in a 3-D heterogeneous sensor [acoustic/seismic/active pixel/IR imaging sensor array] , 2004 .

[2]  Lei Lin,et al.  Nonlinear DSP coprocessor cell-one cycle chip , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[3]  Erkki Oja,et al.  Independent Component Analysis , 2001 .

[4]  Erkki Oja,et al.  Independent component analysis: algorithms and applications , 2000, Neural Networks.

[5]  E. Oja,et al.  Independent Component Analysis , 2013 .

[6]  Vijay K. Jain,et al.  Rapid system prototyping for high performance reconfigurable computing , 1999, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246).

[7]  Vijay K. Jain.  Mapping a high-speed wireless communication function to the reconfigurable J-platform , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).

[8]  Glenn H. Chapman,et al.  3D heterogeneous sensor system on a chip for defense and security applications , 2004, SPIE Defense + Commercial Sensing.

[9]  H. Makino,et al.  A 600-MHz 54/spl times/54-bit multiplier with rectangular-styled Wallace tree , 2001 .

[10]  Glenn H. Chapman,et al.  Defect avoidance in a 3-D heterogeneous sensor [acoustic/seismic/active pixel/IR imaging sensor array] , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[11]  Vijay K. Jain,et al.  Hardware implementation of a nonlinear processor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).