Novel read disturb failure mechanism induced by FLASH cycling

The read disturb failure mechanism reported causes unselected erased bits residing on selected wordlines to gain charge under low field conditions, causing them to appear programmed. This failure appears to be due to electron tunneling barrier lowering by positive charge trapped during program/erase cycling. The Si-SiO/sub 2/ barrier in failing bits is reduced from 3.0 eV to under 1.0 eV at 70 degrees C. The FLASH EPROM array failure rate dependence on cycling, stress voltage, temperature, and duty cycle is characterized. A low failure rate has been found for the fabrication process studied.<<ETX>>

[1]  N. Mielke,et al.  Reliability performance of ETOX based flash memories , 1988, 26th Annual Proceedings Reliability Physics Symposium 1988.

[2]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[3]  R. Troutman,et al.  Projecting Gate Oxide Reliability and Optimizing Reliability Screens , 1990 .

[4]  N. Zamani,et al.  Behavior of the Si/SiO2 interface observed by Fowler-Nordheim tunneling , 1982 .

[5]  C. Hu,et al.  Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  B. Riccò,et al.  High-field-induced degradation in ultra-thin SiO/sub 2/ films , 1988 .