Scan Test Power Simulation on GPGPUs

The precise estimation of dynamic power consumption, power droop and temperature development during scan test require a very large number of time-aware gate-level logic simulations. Until now, such characterizations have been feasible only for rather small designs or with reduced precision due to the high computational demands. We propose a new, throughput-optimized timing simulator on running on GPGPUs to accelerate these tasks by more than two orders of magnitude and thus providing for the first time precise and comprehensive toggle data for industrial-sized designs and over long scan test operations. Hazards and pulse-filtering are supported for the first time in a GPGPU accelerated simulator, and the system can easily be extended to even more sophisticated delay and power models.

[1]  Nur A. Touba,et al.  Reducing power dissipation during test using scan chain disable , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  John D. Owens,et al.  GPU Computing , 2008, Proceedings of the IEEE.

[3]  Sunil P. Khatri,et al.  Accelerating statistical static timing analysis using graphics processing units , 2009, 2009 Asia and South Pacific Design Automation Conference.

[4]  Krishnendu Chakrabarty,et al.  Rapid generation of thermal-safe test schedules , 2005, Design, Automation and Test in Europe.

[5]  Huawei Li,et al.  nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications , 2010, 2010 IEEE International Test Conference.

[6]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[7]  E. Macii,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[8]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistical approaches , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Jiang Hu,et al.  GPU-Based Parallelization for Fast Circuit Optimization , 2011, ACM Trans. Design Autom. Electr. Syst..

[10]  Hans-Joachim Wunderlich,et al.  Models for Power-Aware Testing , 2010 .

[11]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistic approaches , 1996, Proceedings of 9th International Conference on VLSI Design.

[13]  Petru Eles,et al.  Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving , 2008, J. Electron. Test..

[14]  Kurt Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, ICCAD.

[15]  Zhongcheng Li,et al.  An analytical delay model based on Boolean process , 1996, Proceedings of 9th International Conference on VLSI Design.

[16]  Sunil P. Khatri,et al.  Introduction to GPU programming for EDA , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[17]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[18]  Valeria Bertacco,et al.  Gate-Level Simulation with GPU Computing , 2011, TODE.

[19]  Michael S. Hsiao,et al.  FSimGP^2: An Efficient Fault Simulator with GPGPU , 2010, 2010 19th IEEE Asian Test Symposium.

[20]  Hans-Joachim Wunderlich,et al.  Efficient fault simulation on many-core processors , 2010, Design Automation Conference.

[21]  Hans-Joachim Wunderlich,et al.  Scan Test Planning for Power Reduction , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[22]  Kaushik Roy,et al.  Power-Aware Testing and Test Strategies for Low Power Devices , 2008, 2008 Design, Automation and Test in Europe.

[23]  Sunil P. Khatri,et al.  Fault Table Computation on GPUs , 2010, J. Electron. Test..

[24]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[25]  Sunil P. Khatri,et al.  Fast circuit simulation on graphics processing units , 2009, 2009 Asia and South Pacific Design Automation Conference.

[26]  Xiaoyang Yu,et al.  A waveform simulator based on Boolean process , 2000, Proceedings of the Ninth Asian Test Symposium.

[27]  Bernd Becker,et al.  A Simulator of Small-Delay Faults Caused by Resistive-Open Defects , 2008, 2008 13th European Test Symposium.

[28]  Kenneth C. Knowlton,et al.  A fast storage allocator , 1965, CACM.

[29]  Donald E. Knuth,et al.  The art of computer programming: V.1.: Fundamental algorithms , 1997 .

[30]  Yici Cai,et al.  GPU friendly Fast Poisson Solver for structured power grid network analysis , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[31]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .

[32]  Lee Whetsel,et al.  Adapting scan architectures for low power operation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).