Automatic Design and Yield Enhancement of Data Converters

Data converters play a key role in modern analog/mixed-signal systems. Accordingly, it is important to investigate their performance and yield under uncertain parameters over the design process. An efficient approach for automatic design and yield enhancement of data converters is presented. The proposed algorithm generates a general netlist for each data converter and improves transistor sizing to reach acceptable values for performance parameters with an evolutionary process, and finds the best yield simultaneously. The applied framework on two data converter structures demonstrates a reliable circuit with optimum performance, power consumption, and area overhead over a single evolutionary process in 0.18μm technology.

[1]  Lars Hedrich,et al.  ASDeX: a formal specification for analog circuit enabling a full automated design validation , 2014, Des. Autom. Embed. Syst..

[2]  Yiyu Shi,et al.  Variability-Aware Parametric Yield Estimation for Analog/Mixed-Signal Circuits: Concepts, Algorithms, and Challenges , 2014, IEEE Design & Test.

[3]  Francisco V. Fernández,et al.  Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  R. Storn,et al.  Differential Evolution: A Practical Approach to Global Optimization (Natural Computing Series) , 2005 .

[5]  Manuel Delgado-Restituto,et al.  Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs , 2011 .

[6]  Xieting Ling,et al.  Novel methods for circuit worst-case tolerance analysis , 1996 .

[7]  Robert Spence,et al.  The Parametric Yield Enhancement of Integrated Circuits , 1991, Int. J. Circuit Theory Appl..

[8]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[9]  M. Stein.  Large sample properties of simulations using latin hypercube sampling , 1987 .

[10]  Michiel Steyaert,et al.  Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Franciszek Balik.  Effective optimization of integrated circuits with embedded passive modules by applying semisymbolic LCS AC analysis method , 2011 .

[12]  Hossein Shamsi,et al.  Fully differential charge-pump comparator-based pipelined ADC in 90 nm CMOS , 2016, Microelectron. J..