A Wafer-Scale Digital Integrator Using Restructurable VSLI

Wafer-scale integration has been demonstrated by fabricating a digital integrator on a monolithic 20-cm/sup 2/ silicon chip, the first laser-restructured digital logic system. Large-area integration is accomplished by laser programming of metal interconnect for defect avoidance. This paper describes the technology for laser welding and cutting, the design methodology and CAD tools developed for wafer-scale integration, and the integrator itself.

[1]  Paul Lowy,et al.  Techniques for improving engineering productivity of VLSI designs , 1981 .

[2]  J. Raffel,et al.  Laser programmed vias for restructurable VLSI , 1980, 1980 International Electron Devices Meeting.

[3]  N. Tsuda,et al.  A 1Mb full wafer MOS RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Glenn H. Chapman,et al.  Laser‐formed connections using polyimide , 1983 .

[5]  Y. Hsia,et al.  ADAPTIVE WAFER SCALE INTEGRATION , 1979 .

[6]  R.C. Aubusson,et al.  Wafer-scale integration-a fault-tolerant procedure , 1978, IEEE Journal of Solid-State Circuits.

[7]  Michael R. Lowry,et al.  Analysis Of Low-Level Computer Vision Algorithms For Implementation On A Very Large Scale Integrated (VLSI) Processor Array , 1983, Optics & Photonics.

[8]  Lawrence Snyder,et al.  Wafer scale integration of Configurable, Highly Parallel (CHiP) processors , 1982, International Conference on Parallel Processing.

[9]  D.C. Shaver,et al.  Electron-beam programmable 128K-bit wafer-scale EPROM , 1983, IEEE Electron Device Letters.

[10]  J. W. Lathrop,et al.  A discretionary wiring system as the interface between design automation and semiconductor array manufacture , 1967 .

[11]  D.J. Silversmith,et al.  Laser microchemical techniques for reversible restructuring of gate-array prototype circuits , 1984, IEEE Electron Device Letters.

[12]  J. Greene,et al.  Area and Delay Penalties in Restructurable Wafer-Scale Arrays , 1983 .

[13]  Kye Sherrick Hedlund.  Wafer scale integration of configurable, highly parallel processors , 1982 .

[14]  S. E. Schuster.  Multiple word/bit line redundancy for semiconductor memories , 1978 .

[15]  Michael R. Lowry,et al.  Analysis of Low-Level Computer Vision Algorithms for Implementation on a VLSI Processor Array, , 1982 .