A memristor-based architecture combining memory and image processing

Image processing is a type of memory-access-intensive application and is applied in many fields. Logic operations are very simple ones in image processing. During these operations, memory access takes a majority of the total time consumed, which puts a great pressure on memory access speed and bandwidth. However, in traditional von Neumann architecture, memory access is the inherent bottleneck of the system; that is, the speed of memory’s data supply is far lower than the data request of processor. Memristor is considered to be the fourth circuit element after resistor, capacitor and inductor. It has the capacity of both processing and memory, which supplies a new idea for solving the “memory wall” problem. In this paper, memristor is used to build an architecture combining computing and memory, where the memory has the ability to handle some simple image processing operations. This architecture can reduce readings and writings of memory effectively, which saves memory bandwidth thus improving the efficiency of the system. Logic operations of images are considered in this paper to validate the architecture. The experimental results and theoretical analysis indicate that the architecture can reduce memory access effectively.

[1]  Zhou Jing,et al.  The influences of model parameters on the characteristics of memristors , 2012 .

[2]  Chua Memristor-The Missing Circuit Element LEON 0 , 1971 .

[3]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[4]  Griselda Saldaña-González,et al.  FPGA-based customizable systolic architecture for image processing applications , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[5]  Shukai Duan,et al.  Memristive crossbar array with applications in image processing , 2012, Science China Information Sciences.

[6]  P. Vontobel,et al.  Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.

[7]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[8]  周静,et al.  The influences of model parameters on the characteristics of memristors , 2012 .

[9]  Thomas L. Sterling An Introduction to the Gilgamesh PIM Architecture , 2001, Euro-Par.

[10]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[11]  Thomas Sterling,et al.  Analysis and modeling of advanced PIM architecture design tradeoffs , 2003, Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003.

[12]  Wei Zhao,et al.  A scanning probe microscopy based assay for single-walled carbon nanotube metallicity. , 2009, Nano letters.

[13]  K. Schwan,et al.  FPGA based real-time image segmentation for medical systems and data processing , 2005, 14th IEEE-NPSS Real Time Conference, 2005..

[14]  Sungdae Cho,et al.  Design and Performance Evaluation of Image Processing Algorithms on GPUs , 2011, IEEE Transactions on Parallel and Distributed Systems.

[15]  P. Mazumder,et al.  Self-Controlled Writing and Erasing in a Memristor Crossbar Memory , 2011, IEEE Transactions on Nanotechnology.

[16]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.