论文信息 - A review: Hardware Implementation of AES using minimal resources on FPGA

A review: Hardware Implementation of AES using minimal resources on FPGA

Data protection in mobile as well as in computer networks is increasing day by day forcing developer to design the cryptographic algorithms. Also sending data securely over a transmission link is important in many applications. To solve this security issue the U.S. government adopted an algorithm Advanced Encryption Standard (AES) and is now used worldwide. As there is possibility that this algorithm may get hacked, hence this Paper presents the hardware for AES algorithm which can be implemented on Xilinx FPGA. The approach used to implement the AES algorithm is the use of Look Up Tables (LUTs). This approach will give the throughput be-tween 3Gbps to 4Gbps with minimum utilization of resources on FPGA. Results can be verified using appropriate CAD tools.

Onkar S. Dhede | S. K. Shah

[1] Shrikant Mane,et al. A Survey on Various Cryptographic Algorithms , 2014 .

[2] Mansoor Ebrahim,et al. Symmetric Algorithm Survey: A Comparative Analysis , 2013, ArXiv.

[3] Yajun Ha,et al. A Performance and Area Efficient ASIP for Higher-Order DPA-Resistant AES , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[4] Amlan Chakrabarti,et al. Design and implementation of real time AES-128 on real time operating system for multiple FPGA communication , 2012, ArXiv.

[5] Dirk Fox,et al. Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[6] Tongtong Li,et al. Defense Against Primary User Emulation Attacks in Cognitive Radio Networks Using Advanced Encryption Standard , 2014, IEEE Transactions on Information Forensics and Security.

[7] Kyungtae Kang,et al. Accommodating the Variable Timing of Software AES Decryption on Mobile Receivers , 2014, IEEE Systems Journal.

[8] Tao Wang,et al. Exploiting the Incomplete Diffusion Feature: A Specialized Analytical Side-Channel Attack Against the AES and Its Application to Microcontroller Implementations , 2014, IEEE Transactions on Information Forensics and Security.