Pseudoexhaustive TPG with a provably low number of LFSR seeds

Linear Feedback Shift Registers (LFSRs) are the most efficient and popular pseudo-exhaustive test pattern generation (TPG) mechanism. The goal is to minimize the required test length with low hardware overhead while obtaining pseudo-exhaustive TPG. Primitive characteristic polynomials are widely used because they require only one seed but the candidate polynomials are few and our experiments show that often the pseudoexhaustive test length is prohibitive. In this paper, we present a novel pseudoexhaustive approach with provably low number of seeds where the characteristic polynomial is the product of a primitive and an irreducible polynomial satisfying certain conditions. Our experimental results on the ISCAS'85 benchmarks show that using the proposed method requires very low hardware overhead. The list of characteristic polynomials for pseudoexhaustive TPG is greatly enhanced and our experiments show that pseudoexhaustive TPG is more feasible.

[1]  Donald T. Tang,et al.  Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.

[2]  Fillia Makedon,et al.  A method for pseudo-exhaustive test pattern generation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[4]  Dhiraj K. Pradhan,et al.  GLFSR-a new test pattern generator for built-in-self-test , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Arnold L. Rosenberg,et al.  Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing , 1983, IEEE Transactions on Computers.

[6]  Henk D. L. Hollmann Design of test sequences for VLSI self-testing using LFSR , 1990, IEEE Trans. Inf. Theory.

[7]  Abraham Lempel,et al.  Design of universal test sequences for VLSI , 1985, IEEE Trans. Inf. Theory.

[8]  Sy-Yen Kuo,et al.  Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[10]  Solomon W. Golomb,et al.  Shift Register Sequences , 1981 .