BRAM-based asynchronous FIFO in FPGA with optimized cycle latency
暂无分享,去创建一个
Jian Wang | Jinmei Lai | Yuan Wang | Dan Chen | Xinrui Zhang
[1] Ren-Der Chen,et al. Investigating the FIFO design styles based on the Balsa synthesis system , 2011, 2011 International Symposium on Integrated Circuits.
[2] Wolfgang Fichtner,et al. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[3] Yanjun Zhang,et al. Asynchronous FIFO implementation using FPGA , 2011, Proceedings of 2011 International Conference on Electronics and Optoelectronics.
[4] Jo C. Ebergen. Squaring the FIFO in GasP , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[5] Xin Wang,et al. A RTL Asynchronous FIFO Design Using Modified Micropipeline , 2006, 2006 International Biennial Baltic Electronics Conference.