Design and Implementation of Repair-aware Test Flow for Multi-Memory

A complex SoC typically consists of numerous of memories in today's digital systems. This paper presents a test/ repair flow based on memory grouping strategy and a revised distributed BIST structure for complex SoC devices. A gated selecting method is added to the distributed BIST structure. Also, this paper for the first time proposes a robust post repair stage based on BIRA and memory grouping in test flow. Simulation results by mathematical method show that the proposed test flow has achieved a significant increase in yield of memories.

[1]  N. D. Durie,et al.  Digest of papers , 1976 .

[2]  L. Whetsel,et al.  An analysis of power reduction techniques in scan testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Said Hamdioui,et al.  Detecting memory faults in the presence of bit line coupling in SRAM devices , 2010, 2010 IEEE International Test Conference.

[5]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[6]  Hung-chi Lihn.  Reusable, Low-cost, and Flexible Multidrop System JTAG Architecture , 2006, 2006 IEEE International Test Conference.

[7]  Y. Zhang,et al.  A programmable BIST for DRAM testing and diagnosis , 2010, 2010 IEEE International Test Conference.

[8]  Jin-Fu Li,et al.  An Infrastructure IP for Repairing Multiple RAMs in SOCs , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[9]  H. Fujiwara,et al.  Test Scheduling for Memory Cores with Built-In Self-Repair , 2007, 16th Asian Test Symposium (ATS 2007).

[10]  Jin-Fu Li,et al.  Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost , 2010, 2010 28th VLSI Test Symposium (VTS).

[11]  Hans-Joachim Wunderlich,et al.  An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy , 2007, 12th IEEE European Test Symposium (ETS'07).

[12]  Erik Jan Marinissen.  Test challenges for 3D-SICs: All the old, most of the recent, and then some new! , 2009 .

[13]  Jin-Fu Li,et al.  A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs , 2006, 2006 IEEE International Test Conference.

[14]  Jin-Fu Li,et al.  Test and Repair Scheduling for Built-In Self-Repair RAMs in SOCs , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[15]  Jacob A. Abraham,et al.  Reducing test time and area overhead of an embedded memory array built-in repair analyzer with optimal repair rate , 2010, 2010 28th VLSI Test Symposium (VTS).

[16]  Rochit Rajsuman.  Design and Test of Large Embedded Memories: An Overview , 2001, IEEE Des. Test Comput..

[17]  Janusz Rajski,et al.  Low Power Embedded Deterministic Test , 2007, 25th IEEE VLSI Test Symposium (VTS'07).