An analytical gm/ID-based harmonic distortion prediction method for multistage operational amplifiers

[1]  Gaetano Palumbo,et al.  Distortion analysis of Miller-compensated three-stage amplifiers , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Guoyong Shi,et al.  Analytical distortion calculation method for CMOS amplifier stages , 2020 .

[3]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Jose-Maria Molina-Garcia-Pardo,et al.  Contribution to the Channel Path Loss and Time-Dispersion Characterization in an Office Environment at 26 GHz , 2019 .

[5]  Yuxing Zhang,et al.  Distortion Modeling of Feedback Two-Stage Amplifier Compensated With Miller Capacitor and Nulling Resistor , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  J. J. Bussgang,et al.  Analysis of nonlinear systems with multiple inputs , 1974 .

[7]  Davide Marano,et al.  Optimized Active Single-Miller Capacitor Compensation With Inner Half-Feedforward Stage for Very High-Load Three-Stage OTAs , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  G. Palumbo,et al.  A compensation strategy for two-stage CMOS opamps based on current buffer , 1997 .

[9]  Salvatore Pennisi,et al.  Accurate estimation of high-frequency harmonic distortion in two-stage Miller OTAs , 2005 .

[10]  Gaetano Palumbo,et al.  Harmonic distortion in single-stage amplifiers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  Paul-Peter Sotiriadis,et al.  State-space harmonic distortion modeling in weakly nonlinear, fully balanced G/sub m/-C filters-a modular approach resulting in closed-form solutions , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  G. Palumbo,et al.  High-frequency harmonic distortion in feedback amplifiers: analysis and applications , 2003 .

[13]  Gaetano Palumbo,et al.  High-Performance Four-Stage CMOS OTA Suitable for Large Capacitive Loads , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Guoyong Shi,et al.  Symbolic Distortion Analysis of Multistage Amplifiers , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Edgar Sanchez-Sinencio,et al.  Classification and Design Space Exploration of Low-Power Three-Stage Operational Transconductance Amplifier Architectures for Wide Load Ranges , 2019, Electronics.

[16]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[17]  G. Palumbo,et al.  An optimized compensation strategy for two-stage CMOS op amps , 1995 .

[18]  Bjørnar Hernes,et al.  Distortion in single-, two- and three-stage amplifiers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[20]  Alessandro Lo Schiavo,et al.  Perturbation analysis of nonlinear distortion in analog integrated circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Paul P. Sotiriadis,et al.  A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Hamed Aminzadeh,et al.  Global impedance attenuation network for multistage OTAs driving a broad range of load capacitor , 2020, Int. J. Circuit Theory Appl..

[24]  Boris Murmann,et al.  Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables , 2017 .

[25]  Leonardo Barboni.  Evidence of Limitations of the Transconductance-to-Drain-Current Method (gm/Id) for Transistor Sizing in 28 nm UTBB FD-SOI Transistors , 2020 .

[26]  Paul-Peter Sotiriadis,et al.  Fast State-Space Harmonic-Distortion Estimation in Weakly Nonlinear $G_m{-}C$ Filters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Paul Jespers.  The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches , 2009 .

[28]  Mohamed Dessouky,et al.  Systematic design and optimization of operational transconductance amplifier using gm/ID design methodology , 2018, Microelectron. J..

[29]  Peter R. Kinget,et al.  High-Frequency Distortion Analysis of Analog Integrated Circuits , 1999 .

[30]  Boris Murmann,et al.  Calculation of MOSFET distortion using the transconductance-to-current ratio (gm/ID) , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).