A new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis

The authors propose a new diagnosis technique based on path tracing, which diagnoses fault locations in a sequential circuit by extracting combinational circuit blocks dynamically and tracing error propagation paths from failed primary outputs to fault origins. The dynamic circuit extraction reduces analysis area, which is suitable for a large circuit. By applying this technique to several ISCAS'89 benchmark circuits, the authors demonstrated that this technique could localize faults into 20 candidates within four hours.

[1]  Patrick Girard,et al.  Delay fault diagnosis in sequential circuits based on path tracing , 1995, Integr..

[2]  Irith Pomeranz,et al.  Fault dictionary compression and equivalence class computation for sequential circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  G. Metze,et al.  Fault diagnosis of digital systems , 1970 .

[4]  E. Macii,et al.  Multiple fault diagnosis in combinational circuits , 1995 .

[5]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[6]  Vishwani D. Agrawal,et al.  A transitive closure algorithm for test generation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[8]  Premachandran R. Menon,et al.  SCRIPT: a critical path tracing algorithm for synchronous sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  W. Kent Fuchs,et al.  Dynamic diagnosis of sequential circuits based on stuck-at faults , 1996, Proceedings of 14th VLSI Test Symposium.

[10]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[11]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.