论文信息 - Demonstration of an integrated buffer for an all-optical packet router - 字舞流文

Demonstration of an integrated buffer for an all-optical packet router

An integrated silica 10-channel, AWG-based delay-line optical buffer with up to 100 ns delay is demonstrated. Error-free operation at 40 Gb/s is shown for all channels with penalties of ∼2–4 dB at BER = 10<sup>−9</sup>.

J. Gripp | P. Bernasconi | L. Buhl | D. Neilson | P. Bernasconi | J. Simsarian | D.T. Neilson | L. Buhl | J.E. Simsarian | J. Gripp | J.D. LeGrange | J. Legrange

[1] C. Dovrolis,et al. Router Buffer Sizing for TCP Traffic and the Role of the Output/Input Capacity Ratio , 2009, IEEE/ACM Transactions on Networking.

[2] M. Larson,et al. Less than 5-ns wavelength switching with an SG-DBR laser , 2006, IEEE Photonics Technology Letters.

[3] David T. Neilson,et al. Load-balanced optical packet router based on 40 Gb/s wavelength converters and time buffers , 2005 .

[4] Marina Thottan,et al. Router buffer sizing revisited: the role of the output/input capacity ratio , 2007, CoNEXT '07.

[5] Cheng-Shang Chang,et al. Load balanced Birkhoff-von Neumann switches, part I: one-stage buffering , 2002, Computer Communications.

[6] Tim Roughgarden,et al. Part III: routers with very small buffers , 2005, CCRV.

[7] D.T. Neilson,et al. Demonstration of an Integrated Buffer for an All-Optical Packet Router , 2009, IEEE Photonics Technology Letters.

[8] David T. Neilson,et al. Demonstration of a time buffer for an all-optical packet router , 2007 .

[9] S. Chandrasekhar,et al. Monolithically integrated 40-gb/s switchable wavelength converter , 2006, Journal of Lightwave Technology.

[10] M. Smit,et al. A fast low-power optical memory based on coupled micro-ring lasers , 2004, Nature.

[11] David T. Neilson,et al. IRIS optical packet router [Invited] , 2006 .