A 2T Dual Port Capacitor-Less DRAM
暂无分享,去创建一个
[1] O. Bonnaud,et al. 1T-capacitorless bulk memory: Scalability and signal impact , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.
[2] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[3] Jin-Woo Han,et al. Parasitic BJT Read Method for High-Performance Capacitorless 1T-DRAM Mode in Unified RAM , 2009, IEEE Electron Device Letters.
[4] N. Collaert,et al. Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell , 2009, IEEE Electron Device Letters.
[5] C. Bassin,et al. Retention characteristics of zero-capacitor RAM (Z-RAM) cell based on FinFET and tri-gate devices , 2005, 2005 IEEE International SOI Conference Proceedings.
[6] Zhichao Lu,et al. A Novel Two-Transistor Floating-Body/Gate Cell for Low-Power Nanoscale Embedded DRAM , 2008, IEEE Transactions on Electron Devices.
[7] R. Ranica,et al. A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[8] Sung-Joo Hong,et al. Vertical double gate Z-RAM technology with remarkable low voltage operation for DRAM application , 2010, 2010 Symposium on VLSI Technology.
[9] S. Natarajan,et al. A high-performance, high-density 28nm eDRAM technology with high-K/metal-gate , 2011, 2011 International Electron Devices Meeting.
[10] T. Ohsawa,et al. Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[11] Jin-Woo Han,et al. Analysis and Evaluation of a BJT-Based 1T-DRAM , 2010, IEEE Electron Device Letters.
[12] M. Pastre,et al. Capacitor-less 1-transistor DRAM , 2002, 2002 IEEE International SOI Conference.
[13] R. Ranica,et al. Scaled IT-Bulk devices built with CMOS 90nm technology for low-cost eDRAM applications , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..