论文信息 - Small-size low-power bipolar memory cell

Small-size low-power bipolar memory cell

A d.c.-stable random-access memory (RAM) cell employing n-p-n and p-n-p transistors has been designed in a concurrent circuit-layout approach. Test chips with 2×3 arrays have been processed in a standard bipolar technology. Due to the merging of devices, the area required for a cell is only 14 mil2. The cells have been operated at an extremely low d.c. standby power of less than 0.1 μW/cell. In spite of this low standby power, an array access time of 10 ns has been measured on a simulated 512-bit array in a pulsed power mode.

H. H. Berger | Siegfried K. Wiedmann

[1] David A. Hodges,et al. Low-power bipolar transistor memory cells , 1969 .

[2] L. L. Vadasz,et al. Silicon-gate technology , 1969, IEEE Spectrum.

[3] David A. Hodges,et al. A diode-coupled bipolar transistor memory cell , 1970 .

[4] J. Mar. A two-terminal transistor memory cell using breakdown , 1971 .

[5] F. Greene,et al. Megabit bipolar LSI memory systems: IV , 1970 .

[6] H. A. Waggener,et al. 100-ns electronically variable semiconductor memory using two diodes per memory cell , 1970 .

[7] M. Suzuki,et al. A switched collector impedance memory , 1971 .