Design of hybrid continuous-time discrete-time delta-sigma modulators

Recent attention has been drawn to the hybrid Delta-Sigma (DeltaSigma) structure featuring the integration of continuous-time (CT) and discrete-time (DT) structures in the loop filter. It combines the accurate loop filter characteristic of a DT DeltaSigma modulator and the inherent anti-aliasing of a CT DeltaSigma modulator. We present a design methodology for building a CT-DT DeltaSigma modulator via the transformation from a DT DeltaSigma modulator prototype. We also demonstrate the tradeoff of applying this structure to cascaded Delta-Sigma modulators compared to pure CT or DT implementations.

[1]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[2]  Richard Kielbasa,et al.  Synthesis and Analysis of Sigma-Delta Modulators Employing Continuous-Time Filters , 2000 .

[3]  R. Pintelon,et al.  On the equivalence of z-domain and s-domain models in system identification , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[4]  Ángel Rodríguez-Vázquez,et al.  A 12-bit@40MS/s Gm-C Cascade 3-2 Continuous-Time Sigma-Delta Modulator , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[6]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[7]  K. Nguyen,et al.  A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio , 2005, IEEE Journal of Solid-State Circuits.

[8]  Á. Rodríguez-Vázquez,et al.  A New High-Level Synthesis Methodology of Cascaded Continuous-Time Modulators , 2006 .

[9]  Belén Pérez-Verdú,et al.  CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom , 2006 .

[10]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Franco Maloberti,et al.  Noise in mixed continuous-time switched-capacitor sigma-delta modulators , 1992 .

[12]  Gert Cauwenberghs,et al.  Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration , 2000 .

[13]  Willy Sansen,et al.  A CMOS Fourth-order 14b 500k-sample/s Sigma-delta ADC Converter , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  R. Schreier,et al.  Delta-sigma modulators employing continuous-time circuitry , 1996 .

[15]  Bas M. Putter.  A 5,sup>th-order CT/DT Multi-Mode ΔΣ Modulator , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[17]  Francisco V. Fernández,et al.  A New High-Level Synthesis Methodology of Cascaded Continuous-Time$SigmaDelta$Modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.