Contention aware scheduling for NoC-based real-time systems

This paper addresses the communication modelling and synthesis problem for applications implemented on networks-on-chip (NoC). Due to the communication complexity of such systems it is difficult to estimate the communication delay, making implementation of real-time systems on NoCs virtually impossible. In this work we propose a method for simple and efficient communication modelling and synthesis for dynamically reconfigurable NoC-based systems that enables contention aware scheduling. The network model is refined such that produced schedules can be verified with a cycle-accurate simulator.

[1]  Altamiro Amadeu Susin,et al.  Models for embedded application mapping onto NoCs: timing analysis , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[2]  Peeter Ellervee,et al.  Communication modelling and synthesis for NoC-based systems with real-time constraints , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[3]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[4]  Radu Marculescu,et al.  Communication and task scheduling of application-specific networks-on-chip , 2005 .

[5]  Leonel Sousa,et al.  Communication contention in task scheduling , 2005, IEEE Transactions on Parallel and Distributed Systems.

[6]  Jakob Engblom,et al.  The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.

[7]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Petru Eles,et al.  Fault-aware Communication Mapping for NoCs with Guaranteed Latency , 2007, International Journal of Parallel Programming.

[9]  Manfred Glesner,et al.  New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip , 2011, IEEE Transactions on Parallel and Distributed Systems.

[10]  Dongkun Shin,et al.  Power-aware communication optimization for networks-on-chips with voltage scalable links , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[11]  Zheng Shi,et al.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008 .