Multi-bit Sigma-Delta TDC Architecture for Digital Signal Timing Measurement

This paper describes the architecture (circuit design) and principles of operation of sigma-delta Sigma-Delta time-to-digital converters (TDC) for high-speed I/O interface circuit test applications, they offer good accuracy with short test times. In particular, we describe multi-bit ΣΔ TDC architectures for fast testing. However, mismatches among delay cells in delay lines degrade the linearity there. Then we propose two methods to improve the overall TDC linearity: a data-weighted averaging algorithm, and a self-calibration method that measures delay values using a ring oscillator circuit. Our MATLAB and Spectre simulation results demonstrate the effectiveness of these approaches.

[1]  Jae-Yoon Sim,et al.  A 2 GHz fractional-N digital PLL with 1b noise shaping ΔΣ TDC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[2]  John G. Kauffman,et al.  An 8mW 50MS/s CT ΔΣ modulator with 81dB SFDR and digital background DAC linearization , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[4]  Takahiro J. Yamaguchi,et al.  Stochastic TDC architecture with self-calibration , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Amr Elshazly,et al.  A 2.4ps resolution 2.1mW second-order noise-shaped time-to-digital converter with 3.2ns range in 1MHz bandwidth , 2010, IEEE Custom Integrated Circuits Conference 2010.

[6]  Pavan Kumar Hanumolu,et al.  A 1.6mW 1.6ps-rms-jitter 2.5GHz digital PLL with 0.7-to-3.5GHz frequency range in 90nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[7]  Hubert Werkmann,et al.  An Engineer's Guide to Automated Testing of High-Speed Interfaces , 2010 .

[8]  P. Kiss,et al.  Digital techniques for improved /spl Delta//spl Sigma/ data conversion , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[9]  Paul Leroux,et al.  A 1.7mW 11b 1–1–1 MASH ΔΣ time-to-digital converter , 2011, 2011 IEEE International Solid-State Circuits Conference.