Dynamically Rotate And Free for Test: The Path for FPGA Concurrent Test

Dynamically reconfigurable systems have benefited from a new class of FPGAs, recently introduced into the market, that enables partial and dynamic reconfiguration. While enabling concurrent reconfiguration without disturbing system operation, this technology also raises a new test challenge: to assure a continuously fault free operation independently of the circuit present after the reconfiguration process. A new structural concurrent test method, recently proposed by the authors and based in the principle of replicating and freeing the resources to be tested, raised several questions, one of them being: What strategy to follow in the process of dynamically replicate and free those resources? This paper presents a strategy on how to free the resources to be tested and the results of a series of simulation experiments made with the objective of finding the best methodology to achieve it.

[1]  Charles E. Stroud,et al.  Enhanced BIST-based diagnosis of FPGAs via boundary scan access , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[2]  I. Xilinx,et al.  Virtex? 2. 5v field programmable gate arrays , 2000 .

[3]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[4]  Michel Renovell,et al.  Analyzing the test generation problem for an application-oriented test of FPGAs , 2000, Proceedings IEEE European Test Workshop.

[5]  I. Xilinx.  Virtex series configuration architecture user guide , 2000 .

[6]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[7]  Charles E. Stroud,et al.  Using ILA testing for BIST in FPGAs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  José M.F. Ferreira,et al.  The RaT technique for concurrent test of dinamically reconfigurable hardware , 2000 .

[9]  Parag K. Lala,et al.  On-line testable logic design for FPGA implementation , 1997, Proceedings International Test Conference 1997.

[10]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[11]  H. Ito,et al.  Design of an automatic testing for FPGAs , 1999, European Test Workshop 1999 (Cat. No.PR00390).