A self-adaptive synchronizing algorithm for UHF RFID tag

This paper presents a simple yet practical self-adaptive synchronizing algorithm for ultra-high frequency radio frequency identification (UHF RFID) tags. The proposed algorithm is compatible with the ISO/IEC 18000-6 Type B protocol. It can generate proper sample points along the command, and is less dependent on the stability of the on-chip clock. The behavior model for the proposed algorithm has been created with Verilog HDL and verified. Based on Chartered 0.35µm 3.3V process, UHF RFID tag chips have been implemented successfully.

[1]  Ilaria De Munari,et al.  Design of a Low-Power Digital Core for Passive UHF RFID Transponder , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[2]  Fabiano Hessel,et al.  A Passive 915 MHz UHF RFID Tag , 2008, ISQED 2008.

[3]  He Yan,et al.  Design of low-power baseband-processor for RFID tag , 2006, International Symposium on Applications and the Internet Workshops (SAINTW'06).