Performance modelling for vertically stacked optical banyan networks with extra stage

A combination of horizontal expansion and vertical stacking of optical banyan (HVOB) is the general scheme for building banyan-based optical switching networks. The HVOB networks usually require either higher hardware cost or larger depth to guarantee the nonblocking property. In this paper, we analyse the blocking probabilities of HVOB networks with one extra stage and develop their upper bound. The bound depicts accurately the overall blocking behaviours of HVOB networks and reveals the inherent relationships among blocking probability, network depth and network hardware cost and enables a desirable tradeoff to be made among them.

[1]  Xiaohong Jiang,et al.  Blocking probability of vertically stacked optical banyan networks under random routing , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[2]  Xiaohong Jiang,et al.  Blocking behaviors of crosstalk-free optical Banyan networks on vertical stacking , 2003, TNET.

[3]  Chin-Tau A. Lea,et al.  Wide-sense nonblocking Banyan-type switching systems based on directional couplers , 1998, IEEE J. Sel. Areas Commun..

[4]  Chin-Tau A. Lea,et al.  Strictly nonblocking directional-coupler-based switching networks under crosstalk constraint , 2000, IEEE Trans. Commun..

[5]  Rajiv Ramaswami,et al.  Optical Networks , 1998 .

[6]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[7]  C. Y. Lee Analysis of switching networks , 1955 .

[8]  G. Jack Lipovski,et al.  Banyan networks for partitioning multiprocessor systems , 1973, ISCA '73.

[9]  F. Leighton,et al.  Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .

[10]  Pin-Han Ho,et al.  Performance modeling for all-optical photonic switches based on the vertical stacking of banyan network structures , 2005, IEEE Journal on Selected Areas in Communications.

[11]  Guido Maier,et al.  Design of photonic rearrangeable networks with zero first-order switching-element-crosstalk , 2001, IEEE Trans. Commun..

[12]  T. C. Huang,et al.  Crosstalk in a lossy directional coupler switch , 1995 .

[13]  Janak H. Patel Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.