Efficient VLSI Architectures for the Hadamard Transform Based on Offset-Binary Coding and ROM Decomposition

We present efficient architectures for the discrete Hadamard transform based on two techniques, namely offset binary coding and ROM decomposition. The proposed architectures do not require large size ROMs in comparison to a recently proposed solution. Results of FPGA implementation show that the solutions have a low slice-delay product.

[1]  Long-Wen Chang,et al.  A bit level systolic array for Walsh-Hadamard transforms , 1993, Signal Process..

[2]  Sanat Kamal Bahl.  Design and prototyping a Fast Hadamard Transformer for WCDMA , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[3]  J. Barba,et al.  NTSC component separation via Hadamard transform , 1994 .

[4]  Vishwani D. Agrawal,et al.  Application of signal and noise theory to digital VLSI testing , 2010, 2010 28th VLSI Test Symposium (VTS).

[5]  Abbes Amira,et al.  Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Liang-Gee Chen,et al.  Hardware architecture design for H.264/AVC intra frame coder , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).